version 1.1.1.5, 2018/06/27 16:27:07 |
version 1.1.1.5.2.2, 2020/04/08 14:08:35 |
|
|
* OTHER DEALINGS IN THE SOFTWARE. |
* OTHER DEALINGS IN THE SOFTWARE. |
*/ |
*/ |
|
|
#include "skeleton.dtsi" |
|
#include "armv7-m.dtsi" |
#include "armv7-m.dtsi" |
#include <dt-bindings/clock/stm32h7-clks.h> |
#include <dt-bindings/clock/stm32h7-clks.h> |
#include <dt-bindings/mfd/stm32h7-rcc.h> |
#include <dt-bindings/mfd/stm32h7-rcc.h> |
#include <dt-bindings/interrupt-controller/irq.h> |
#include <dt-bindings/interrupt-controller/irq.h> |
|
|
/ { |
/ { |
|
#address-cells = <1>; |
|
#size-cells = <1>; |
|
|
clocks { |
clocks { |
clk_hse: clk-hse { |
clk_hse: clk-hse { |
#clock-cells = <0>; |
#clock-cells = <0>; |
|
|
dma-requests = <32>; |
dma-requests = <32>; |
}; |
}; |
|
|
|
sdmmc1: sdmmc@52007000 { |
|
compatible = "arm,pl18x", "arm,primecell"; |
|
arm,primecell-periphid = <0x10153180>; |
|
reg = <0x52007000 0x1000>; |
|
interrupts = <49>; |
|
interrupt-names = "cmd_irq"; |
|
clocks = <&rcc SDMMC1_CK>; |
|
clock-names = "apb_pclk"; |
|
resets = <&rcc STM32H7_AHB3_RESET(SDMMC1)>; |
|
cap-sd-highspeed; |
|
cap-mmc-highspeed; |
|
max-frequency = <120000000>; |
|
}; |
|
|
exti: interrupt-controller@58000000 { |
exti: interrupt-controller@58000000 { |
compatible = "st,stm32h7-exti"; |
compatible = "st,stm32h7-exti"; |
interrupt-controller; |
interrupt-controller; |
|
|
interrupt-parent = <&exti>; |
interrupt-parent = <&exti>; |
interrupts = <17 IRQ_TYPE_EDGE_RISING>; |
interrupts = <17 IRQ_TYPE_EDGE_RISING>; |
interrupt-names = "alarm"; |
interrupt-names = "alarm"; |
st,syscfg = <&pwrcfg>; |
st,syscfg = <&pwrcfg 0x00 0x100>; |
status = "disabled"; |
status = "disabled"; |
}; |
}; |
|
|
|
|
status = "disabled"; |
status = "disabled"; |
}; |
}; |
}; |
}; |
|
|
|
mac: ethernet@40028000 { |
|
compatible = "st,stm32-dwmac", "snps,dwmac-4.10a"; |
|
reg = <0x40028000 0x8000>; |
|
reg-names = "stmmaceth"; |
|
interrupts = <61>; |
|
interrupt-names = "macirq"; |
|
clock-names = "stmmaceth", "mac-clk-tx", "mac-clk-rx"; |
|
clocks = <&rcc ETH1MAC_CK>, <&rcc ETH1TX_CK>, <&rcc ETH1RX_CK>; |
|
st,syscon = <&syscfg 0x4>; |
|
snps,pbl = <8>; |
|
status = "disabled"; |
|
}; |
}; |
}; |
}; |
}; |
|
|