version 1.1.1.2, 2017/11/30 19:40:50 |
version 1.1.1.2.4.1, 2018/05/02 07:20:15 |
|
|
|
// SPDX-License-Identifier: GPL-2.0 |
/* |
/* |
* Copyright 2013 Texas Instruments, Inc. |
* Copyright (C) 2013-2017 Texas Instruments Incorporated - http://www.ti.com/ |
* |
|
* This program is free software; you can redistribute it and/or modify |
|
* it under the terms of the GNU General Public License version 2 as |
|
* published by the Free Software Foundation. |
|
*/ |
*/ |
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h> |
#include <dt-bindings/interrupt-controller/arm-gic.h> |
#include <dt-bindings/gpio/gpio.h> |
#include <dt-bindings/gpio/gpio.h> |
|
|
#include "skeleton.dtsi" |
|
|
|
/ { |
/ { |
compatible = "ti,keystone"; |
compatible = "ti,keystone"; |
model = "Texas Instruments Keystone 2 SoC"; |
model = "Texas Instruments Keystone 2 SoC"; |
|
|
spi2 = &spi2; |
spi2 = &spi2; |
}; |
}; |
|
|
memory { |
chosen { }; |
|
|
|
memory: memory@80000000 { |
|
device_type = "memory"; |
reg = <0x00000000 0x80000000 0x00000000 0x40000000>; |
reg = <0x00000000 0x80000000 0x00000000 0x40000000>; |
}; |
}; |
|
|
gic: interrupt-controller { |
gic: interrupt-controller@2561000 { |
compatible = "arm,gic-400", "arm,cortex-a15-gic"; |
compatible = "arm,gic-400", "arm,cortex-a15-gic"; |
#interrupt-cells = <3>; |
#interrupt-cells = <3>; |
interrupt-controller; |
interrupt-controller; |
|
|
cpu_on = <0x84000003>; |
cpu_on = <0x84000003>; |
}; |
}; |
|
|
soc { |
soc0: soc@0 { |
#address-cells = <1>; |
#address-cells = <1>; |
#size-cells = <1>; |
#size-cells = <1>; |
compatible = "ti,keystone","simple-bus"; |
compatible = "ti,keystone","simple-bus"; |
|
|
}; |
}; |
|
|
devctrl: device-state-control@2620000 { |
devctrl: device-state-control@2620000 { |
compatible = "ti,keystone-devctrl", "syscon"; |
compatible = "ti,keystone-devctrl", "syscon", "simple-mfd"; |
reg = <0x02620000 0x1000>; |
reg = <0x02620000 0x1000>; |
}; |
#address-cells = <1>; |
|
#size-cells = <1>; |
|
ranges = <0x0 0x02620000 0x1000>; |
|
|
rstctrl: reset-controller { |
kirq0: keystone_irq@2a0 { |
compatible = "ti,keystone-reset"; |
compatible = "ti,keystone-irq"; |
ti,syscon-pll = <&pllctrl 0xe4>; |
reg = <0x2a0 0x4>; |
ti,syscon-dev = <&devctrl 0x328>; |
interrupts = <GIC_SPI 4 IRQ_TYPE_EDGE_RISING>; |
ti,wdt-list = <0>; |
interrupt-controller; |
|
#interrupt-cells = <1>; |
|
ti,syscon-dev = <&devctrl 0x2a0>; |
|
}; |
|
|
|
rstctrl: reset-controller@328 { |
|
compatible = "ti,keystone-reset"; |
|
reg = <0x328 0x10>; |
|
ti,syscon-pll = <&pllctrl 0xe4>; |
|
ti,syscon-dev = <&devctrl 0x328>; |
|
ti,wdt-list = <0>; |
|
}; |
}; |
}; |
|
|
/include/ "keystone-clocks.dtsi" |
/include/ "keystone-clocks.dtsi" |
|
|
1 0 0x21000A00 0x00000100>; |
1 0 0x21000A00 0x00000100>; |
}; |
}; |
|
|
kirq0: keystone_irq@26202a0 { |
|
compatible = "ti,keystone-irq"; |
|
interrupts = <GIC_SPI 4 IRQ_TYPE_EDGE_RISING>; |
|
interrupt-controller; |
|
#interrupt-cells = <1>; |
|
ti,syscon-dev = <&devctrl 0x2a0>; |
|
}; |
|
|
|
pcie0: pcie@21800000 { |
pcie0: pcie@21800000 { |
compatible = "ti,keystone-pcie", "snps,dw-pcie"; |
compatible = "ti,keystone-pcie", "snps,dw-pcie"; |
clocks = <&clkpcie>; |
clocks = <&clkpcie>; |
|
|
<GIC_SPI 29 IRQ_TYPE_EDGE_RISING>; |
<GIC_SPI 29 IRQ_TYPE_EDGE_RISING>; |
}; |
}; |
}; |
}; |
|
|
|
emif: emif@21010000 { |
|
compatible = "ti,emif-keystone"; |
|
reg = <0x21010000 0x200>; |
|
interrupts = <GIC_SPI 448 IRQ_TYPE_EDGE_RISING>; |
|
interrupt-parent = <&gic>; |
|
}; |
}; |
}; |
}; |
}; |