Annotation of src/sys/external/gpl2/dts/dist/arch/arm/boot/dts/keystone-k2hk.dtsi, Revision 1.1.1.1
1.1 jmcneill 1: /*
2: * Copyright 2013-2014 Texas Instruments, Inc.
3: *
4: * Keystone 2 Kepler/Hawking soc specific device tree
5: *
6: * This program is free software; you can redistribute it and/or modify
7: * it under the terms of the GNU General Public License version 2 as
8: * published by the Free Software Foundation.
9: */
10:
11: #include <dt-bindings/reset/ti-syscon.h>
12:
13: / {
14: compatible = "ti,k2hk", "ti,keystone";
15: model = "Texas Instruments Keystone 2 Kepler/Hawking SoC";
16:
17: cpus {
18: #address-cells = <1>;
19: #size-cells = <0>;
20:
21: interrupt-parent = <&gic>;
22:
23: cpu@0 {
24: compatible = "arm,cortex-a15";
25: device_type = "cpu";
26: reg = <0>;
27: };
28:
29: cpu@1 {
30: compatible = "arm,cortex-a15";
31: device_type = "cpu";
32: reg = <1>;
33: };
34:
35: cpu@2 {
36: compatible = "arm,cortex-a15";
37: device_type = "cpu";
38: reg = <2>;
39: };
40:
41: cpu@3 {
42: compatible = "arm,cortex-a15";
43: device_type = "cpu";
44: reg = <3>;
45: };
46: };
47:
48: soc {
49: /include/ "keystone-k2hk-clocks.dtsi"
50:
51: msm_ram: msmram@0c000000 {
52: compatible = "mmio-sram";
53: reg = <0x0c000000 0x600000>;
54: ranges = <0x0 0x0c000000 0x600000>;
55: #address-cells = <1>;
56: #size-cells = <1>;
57:
58: sram-bm@5f0000 {
59: reg = <0x5f0000 0x8000>;
60: };
61: };
62:
63: psc: power-sleep-controller@02350000 {
64: pscrst: reset-controller {
65: compatible = "ti,k2hk-pscrst", "ti,syscon-reset";
66: #reset-cells = <1>;
67:
68: ti,reset-bits = <
69: 0xa3c 8 0xa3c 8 0x83c 8 (ASSERT_CLEAR | DEASSERT_SET | STATUS_CLEAR) /* 0: dsp0 */
70: 0xa40 8 0xa40 8 0x840 8 (ASSERT_CLEAR | DEASSERT_SET | STATUS_CLEAR) /* 1: dsp1 */
71: 0xa44 8 0xa44 8 0x844 8 (ASSERT_CLEAR | DEASSERT_SET | STATUS_CLEAR) /* 2: dsp2 */
72: 0xa48 8 0xa48 8 0x848 8 (ASSERT_CLEAR | DEASSERT_SET | STATUS_CLEAR) /* 3: dsp3 */
73: 0xa4c 8 0xa4c 8 0x84c 8 (ASSERT_CLEAR | DEASSERT_SET | STATUS_CLEAR) /* 4: dsp4 */
74: 0xa50 8 0xa50 8 0x850 8 (ASSERT_CLEAR | DEASSERT_SET | STATUS_CLEAR) /* 5: dsp5 */
75: 0xa54 8 0xa54 8 0x854 8 (ASSERT_CLEAR | DEASSERT_SET | STATUS_CLEAR) /* 6: dsp6 */
76: 0xa58 8 0xa58 8 0x858 8 (ASSERT_CLEAR | DEASSERT_SET | STATUS_CLEAR) /* 7: dsp7 */
77: >;
78: };
79: };
80:
81: dspgpio0: keystone_dsp_gpio@02620240 {
82: compatible = "ti,keystone-dsp-gpio";
83: gpio-controller;
84: #gpio-cells = <2>;
85: gpio,syscon-dev = <&devctrl 0x240>;
86: };
87:
88: dspgpio1: keystone_dsp_gpio@2620244 {
89: compatible = "ti,keystone-dsp-gpio";
90: gpio-controller;
91: #gpio-cells = <2>;
92: gpio,syscon-dev = <&devctrl 0x244>;
93: };
94:
95: dspgpio2: keystone_dsp_gpio@2620248 {
96: compatible = "ti,keystone-dsp-gpio";
97: gpio-controller;
98: #gpio-cells = <2>;
99: gpio,syscon-dev = <&devctrl 0x248>;
100: };
101:
102: dspgpio3: keystone_dsp_gpio@262024c {
103: compatible = "ti,keystone-dsp-gpio";
104: gpio-controller;
105: #gpio-cells = <2>;
106: gpio,syscon-dev = <&devctrl 0x24c>;
107: };
108:
109: dspgpio4: keystone_dsp_gpio@2620250 {
110: compatible = "ti,keystone-dsp-gpio";
111: gpio-controller;
112: #gpio-cells = <2>;
113: gpio,syscon-dev = <&devctrl 0x250>;
114: };
115:
116: dspgpio5: keystone_dsp_gpio@2620254 {
117: compatible = "ti,keystone-dsp-gpio";
118: gpio-controller;
119: #gpio-cells = <2>;
120: gpio,syscon-dev = <&devctrl 0x254>;
121: };
122:
123: dspgpio6: keystone_dsp_gpio@2620258 {
124: compatible = "ti,keystone-dsp-gpio";
125: gpio-controller;
126: #gpio-cells = <2>;
127: gpio,syscon-dev = <&devctrl 0x258>;
128: };
129:
130: dspgpio7: keystone_dsp_gpio@262025c {
131: compatible = "ti,keystone-dsp-gpio";
132: gpio-controller;
133: #gpio-cells = <2>;
134: gpio,syscon-dev = <&devctrl 0x25c>;
135: };
136:
137: mdio: mdio@02090300 {
138: compatible = "ti,keystone_mdio", "ti,davinci_mdio";
139: #address-cells = <1>;
140: #size-cells = <0>;
141: reg = <0x02090300 0x100>;
142: status = "disabled";
143: clocks = <&clkcpgmac>;
144: clock-names = "fck";
145: bus_freq = <2500000>;
146: };
147: /include/ "keystone-k2hk-netcp.dtsi"
148: };
149: };
CVSweb <webmaster@jp.NetBSD.org>