version 1.1.1.1.10.2, 2018/07/28 04:38:01 |
version 1.1.1.2, 2018/04/28 18:25:52 |
|
|
// SPDX-License-Identifier: GPL-2.0 |
/* |
// |
* Copyright (C) 2014 Freescale Semiconductor, Inc. |
// Copyright (C) 2014 Freescale Semiconductor, Inc. |
* |
|
* This program is free software; you can redistribute it and/or modify |
|
* it under the terms of the GNU General Public License version 2 as |
|
* published by the Free Software Foundation. |
|
*/ |
|
|
/dts-v1/; |
/dts-v1/; |
|
|
|
|
reg = <0x80000000 0x80000000>; |
reg = <0x80000000 0x80000000>; |
}; |
}; |
|
|
leds { |
regulators { |
compatible = "gpio-leds"; |
compatible = "simple-bus"; |
pinctrl-names = "default"; |
|
pinctrl-0 = <&pinctrl_led>; |
|
|
|
user { |
|
label = "debug"; |
|
gpios = <&gpio1 24 GPIO_ACTIVE_HIGH>; |
|
linux,default-trigger = "heartbeat"; |
|
}; |
|
}; |
|
|
|
vcc_sd3: regulator-vcc-sd3 { |
|
compatible = "regulator-fixed"; |
|
pinctrl-names = "default"; |
|
pinctrl-0 = <&pinctrl_vcc_sd3>; |
|
regulator-name = "VCC_SD3"; |
|
regulator-min-microvolt = <3000000>; |
|
regulator-max-microvolt = <3000000>; |
|
gpio = <&gpio2 11 GPIO_ACTIVE_HIGH>; |
|
enable-active-high; |
|
}; |
|
}; |
|
|
|
&anaclk2 { |
|
clock-frequency = <24576000>; |
|
}; |
|
|
|
&fec1 { |
|
pinctrl-names = "default"; |
|
pinctrl-0 = <&pinctrl_enet1>; |
|
phy-mode = "rgmii"; |
|
phy-handle = <ðphy1>; |
|
fsl,magic-packet; |
|
status = "okay"; |
|
|
|
mdio { |
|
#address-cells = <1>; |
#address-cells = <1>; |
#size-cells = <0>; |
#size-cells = <0>; |
|
|
ethphy0: ethernet-phy@0 { |
vcc_sd3: regulator@0 { |
compatible = "ethernet-phy-ieee802.3-c22"; |
compatible = "regulator-fixed"; |
reg = <0>; |
reg = <0>; |
}; |
pinctrl-names = "default"; |
|
pinctrl-0 = <&pinctrl_vcc_sd3>; |
ethphy1: ethernet-phy@1 { |
regulator-name = "VCC_SD3"; |
compatible = "ethernet-phy-ieee802.3-c22"; |
regulator-min-microvolt = <3000000>; |
reg = <1>; |
regulator-max-microvolt = <3000000>; |
|
gpio = <&gpio2 11 GPIO_ACTIVE_HIGH>; |
|
enable-active-high; |
}; |
}; |
}; |
}; |
}; |
}; |
|
|
&fec2 { |
|
pinctrl-names = "default"; |
|
pinctrl-0 = <&pinctrl_enet2>; |
|
phy-mode = "rgmii"; |
|
phy-handle = <ðphy0>; |
|
fsl,magic-packet; |
|
status = "okay"; |
|
}; |
|
|
|
&uart1 { |
&uart1 { |
pinctrl-names = "default"; |
pinctrl-names = "default"; |
pinctrl-0 = <&pinctrl_uart1>; |
pinctrl-0 = <&pinctrl_uart1>; |
|
|
}; |
}; |
|
|
&iomuxc { |
&iomuxc { |
pinctrl_egalax_int: egalax-intgrp { |
imx6x-sabreauto { |
fsl,pins = < |
pinctrl_uart1: uart1grp { |
MX6SX_PAD_SD4_RESET_B__GPIO6_IO_22 0x10b0 |
fsl,pins = < |
>; |
MX6SX_PAD_GPIO1_IO04__UART1_TX 0x1b0b1 |
}; |
MX6SX_PAD_GPIO1_IO05__UART1_RX 0x1b0b1 |
|
>; |
pinctrl_enet1: enet1grp { |
}; |
fsl,pins = < |
|
MX6SX_PAD_ENET1_MDIO__ENET1_MDIO 0xa0b1 |
|
MX6SX_PAD_ENET1_MDC__ENET1_MDC 0xa0b1 |
|
MX6SX_PAD_RGMII1_TXC__ENET1_RGMII_TXC 0xa0b9 |
|
MX6SX_PAD_RGMII1_TD0__ENET1_TX_DATA_0 0xa0b1 |
|
MX6SX_PAD_RGMII1_TD1__ENET1_TX_DATA_1 0xa0b1 |
|
MX6SX_PAD_RGMII1_TD2__ENET1_TX_DATA_2 0xa0b1 |
|
MX6SX_PAD_RGMII1_TD3__ENET1_TX_DATA_3 0xa0b1 |
|
MX6SX_PAD_RGMII1_TX_CTL__ENET1_TX_EN 0xa0b1 |
|
MX6SX_PAD_RGMII1_RXC__ENET1_RX_CLK 0x3081 |
|
MX6SX_PAD_RGMII1_RD0__ENET1_RX_DATA_0 0x3081 |
|
MX6SX_PAD_RGMII1_RD1__ENET1_RX_DATA_1 0x3081 |
|
MX6SX_PAD_RGMII1_RD2__ENET1_RX_DATA_2 0x3081 |
|
MX6SX_PAD_RGMII1_RD3__ENET1_RX_DATA_3 0x3081 |
|
MX6SX_PAD_RGMII1_RX_CTL__ENET1_RX_EN 0x3081 |
|
>; |
|
}; |
|
|
|
pinctrl_enet2: enet2grp { |
|
fsl,pins = < |
|
MX6SX_PAD_RGMII2_TXC__ENET2_RGMII_TXC 0xa0b9 |
|
MX6SX_PAD_RGMII2_TD0__ENET2_TX_DATA_0 0xa0b1 |
|
MX6SX_PAD_RGMII2_TD1__ENET2_TX_DATA_1 0xa0b1 |
|
MX6SX_PAD_RGMII2_TD2__ENET2_TX_DATA_2 0xa0b1 |
|
MX6SX_PAD_RGMII2_TD3__ENET2_TX_DATA_3 0xa0b1 |
|
MX6SX_PAD_RGMII2_TX_CTL__ENET2_TX_EN 0xa0b1 |
|
MX6SX_PAD_RGMII2_RXC__ENET2_RX_CLK 0x3081 |
|
MX6SX_PAD_RGMII2_RD0__ENET2_RX_DATA_0 0x3081 |
|
MX6SX_PAD_RGMII2_RD1__ENET2_RX_DATA_1 0x3081 |
|
MX6SX_PAD_RGMII2_RD2__ENET2_RX_DATA_2 0x3081 |
|
MX6SX_PAD_RGMII2_RD3__ENET2_RX_DATA_3 0x3081 |
|
MX6SX_PAD_RGMII2_RX_CTL__ENET2_RX_EN 0x3081 |
|
>; |
|
}; |
|
|
|
pinctrl_i2c2: i2c2grp { |
|
fsl,pins = < |
|
MX6SX_PAD_GPIO1_IO03__I2C2_SDA 0x4001b8b1 |
|
MX6SX_PAD_GPIO1_IO02__I2C2_SCL 0x4001b8b1 |
|
>; |
|
}; |
|
|
|
pinctrl_i2c3: i2c3grp { |
|
fsl,pins = < |
|
MX6SX_PAD_KEY_ROW4__I2C3_SDA 0x4001b8b1 |
|
MX6SX_PAD_KEY_COL4__I2C3_SCL 0x4001b8b1 |
|
>; |
|
}; |
|
|
|
pinctrl_led: ledgrp { |
|
fsl,pins = < |
|
MX6SX_PAD_CSI_PIXCLK__GPIO1_IO_24 0x17059 |
|
>; |
|
}; |
|
|
|
pinctrl_uart1: uart1grp { |
|
fsl,pins = < |
|
MX6SX_PAD_GPIO1_IO04__UART1_TX 0x1b0b1 |
|
MX6SX_PAD_GPIO1_IO05__UART1_RX 0x1b0b1 |
|
>; |
|
}; |
|
|
|
pinctrl_usdhc3: usdhc3grp { |
|
fsl,pins = < |
|
MX6SX_PAD_SD3_CMD__USDHC3_CMD 0x17059 |
|
MX6SX_PAD_SD3_CLK__USDHC3_CLK 0x10059 |
|
MX6SX_PAD_SD3_DATA0__USDHC3_DATA0 0x17059 |
|
MX6SX_PAD_SD3_DATA1__USDHC3_DATA1 0x17059 |
|
MX6SX_PAD_SD3_DATA2__USDHC3_DATA2 0x17059 |
|
MX6SX_PAD_SD3_DATA3__USDHC3_DATA3 0x17059 |
|
MX6SX_PAD_SD3_DATA4__USDHC3_DATA4 0x17059 |
|
MX6SX_PAD_SD3_DATA5__USDHC3_DATA5 0x17059 |
|
MX6SX_PAD_SD3_DATA6__USDHC3_DATA6 0x17059 |
|
MX6SX_PAD_SD3_DATA7__USDHC3_DATA7 0x17059 |
|
MX6SX_PAD_KEY_COL0__GPIO2_IO_10 0x17059 /* CD */ |
|
MX6SX_PAD_KEY_ROW0__GPIO2_IO_15 0x17059 /* WP */ |
|
>; |
|
}; |
|
|
|
pinctrl_usdhc3_100mhz: usdhc3grp-100mhz { |
|
fsl,pins = < |
|
MX6SX_PAD_SD3_CMD__USDHC3_CMD 0x170b9 |
|
MX6SX_PAD_SD3_CLK__USDHC3_CLK 0x100b9 |
|
MX6SX_PAD_SD3_DATA0__USDHC3_DATA0 0x170b9 |
|
MX6SX_PAD_SD3_DATA1__USDHC3_DATA1 0x170b9 |
|
MX6SX_PAD_SD3_DATA2__USDHC3_DATA2 0x170b9 |
|
MX6SX_PAD_SD3_DATA3__USDHC3_DATA3 0x170b9 |
|
MX6SX_PAD_SD3_DATA4__USDHC3_DATA4 0x170b9 |
|
MX6SX_PAD_SD3_DATA5__USDHC3_DATA5 0x170b9 |
|
MX6SX_PAD_SD3_DATA6__USDHC3_DATA6 0x170b9 |
|
MX6SX_PAD_SD3_DATA7__USDHC3_DATA7 0x170b9 |
|
>; |
|
}; |
|
|
|
pinctrl_usdhc3_200mhz: usdhc3grp-200mhz { |
|
fsl,pins = < |
|
MX6SX_PAD_SD3_CMD__USDHC3_CMD 0x170f9 |
|
MX6SX_PAD_SD3_CLK__USDHC3_CLK 0x100f9 |
|
MX6SX_PAD_SD3_DATA0__USDHC3_DATA0 0x170f9 |
|
MX6SX_PAD_SD3_DATA1__USDHC3_DATA1 0x170f9 |
|
MX6SX_PAD_SD3_DATA2__USDHC3_DATA2 0x170f9 |
|
MX6SX_PAD_SD3_DATA3__USDHC3_DATA3 0x170f9 |
|
MX6SX_PAD_SD3_DATA4__USDHC3_DATA4 0x170f9 |
|
MX6SX_PAD_SD3_DATA5__USDHC3_DATA5 0x170f9 |
|
MX6SX_PAD_SD3_DATA6__USDHC3_DATA6 0x170f9 |
|
MX6SX_PAD_SD3_DATA7__USDHC3_DATA7 0x170f9 |
|
>; |
|
}; |
|
|
|
pinctrl_usdhc4: usdhc4grp { |
|
fsl,pins = < |
|
MX6SX_PAD_SD4_CMD__USDHC4_CMD 0x17059 |
|
MX6SX_PAD_SD4_CLK__USDHC4_CLK 0x10059 |
|
MX6SX_PAD_SD4_DATA0__USDHC4_DATA0 0x17059 |
|
MX6SX_PAD_SD4_DATA1__USDHC4_DATA1 0x17059 |
|
MX6SX_PAD_SD4_DATA2__USDHC4_DATA2 0x17059 |
|
MX6SX_PAD_SD4_DATA3__USDHC4_DATA3 0x17059 |
|
MX6SX_PAD_SD4_DATA7__GPIO6_IO_21 0x17059 /* CD */ |
|
MX6SX_PAD_SD4_DATA6__GPIO6_IO_20 0x17059 /* WP */ |
|
>; |
|
}; |
|
|
|
pinctrl_vcc_sd3: vccsd3grp { |
|
fsl,pins = < |
|
MX6SX_PAD_KEY_COL1__GPIO2_IO_11 0x17059 |
|
>; |
|
}; |
|
|
|
pinctrl_wdog: wdoggrp { |
|
fsl,pins = < |
|
MX6SX_PAD_GPIO1_IO13__WDOG1_WDOG_ANY 0x30b0 |
|
>; |
|
}; |
|
}; |
|
|
|
&i2c2 { |
|
clock-frequency = <100000>; |
|
pinctrl-names = "default"; |
|
pinctrl-0 = <&pinctrl_i2c2>; |
|
status = "okay"; |
|
|
|
touchscreen@4 { |
|
compatible = "eeti,egalax_ts"; |
|
reg = <0x04>; |
|
pinctrl-names = "default"; |
|
pinctrl-0 = <&pinctrl_egalax_int>; |
|
interrupt-parent = <&gpio6>; |
|
interrupts = <22 IRQ_TYPE_EDGE_FALLING>; |
|
wakeup-gpios = <&gpio6 22 GPIO_ACTIVE_HIGH>; |
|
}; |
|
|
|
pfuze100: pmic@8 { |
pinctrl_usdhc3: usdhc3grp { |
compatible = "fsl,pfuze100"; |
fsl,pins = < |
reg = <0x08>; |
MX6SX_PAD_SD3_CMD__USDHC3_CMD 0x17059 |
|
MX6SX_PAD_SD3_CLK__USDHC3_CLK 0x10059 |
regulators { |
MX6SX_PAD_SD3_DATA0__USDHC3_DATA0 0x17059 |
sw1a_reg: sw1ab { |
MX6SX_PAD_SD3_DATA1__USDHC3_DATA1 0x17059 |
regulator-min-microvolt = <300000>; |
MX6SX_PAD_SD3_DATA2__USDHC3_DATA2 0x17059 |
regulator-max-microvolt = <1875000>; |
MX6SX_PAD_SD3_DATA3__USDHC3_DATA3 0x17059 |
regulator-boot-on; |
MX6SX_PAD_SD3_DATA4__USDHC3_DATA4 0x17059 |
regulator-always-on; |
MX6SX_PAD_SD3_DATA5__USDHC3_DATA5 0x17059 |
regulator-ramp-delay = <6250>; |
MX6SX_PAD_SD3_DATA6__USDHC3_DATA6 0x17059 |
}; |
MX6SX_PAD_SD3_DATA7__USDHC3_DATA7 0x17059 |
|
MX6SX_PAD_KEY_COL0__GPIO2_IO_10 0x17059 /* CD */ |
sw1c_reg: sw1c { |
MX6SX_PAD_KEY_ROW0__GPIO2_IO_15 0x17059 /* WP */ |
regulator-min-microvolt = <300000>; |
>; |
regulator-max-microvolt = <1875000>; |
|
regulator-boot-on; |
|
regulator-always-on; |
|
regulator-ramp-delay = <6250>; |
|
}; |
|
|
|
sw2_reg: sw2 { |
|
regulator-min-microvolt = <800000>; |
|
regulator-max-microvolt = <3300000>; |
|
regulator-boot-on; |
|
regulator-always-on; |
|
}; |
|
|
|
sw3a_reg: sw3a { |
|
regulator-min-microvolt = <400000>; |
|
regulator-max-microvolt = <1975000>; |
|
regulator-boot-on; |
|
regulator-always-on; |
|
}; |
|
|
|
sw3b_reg: sw3b { |
|
regulator-min-microvolt = <400000>; |
|
regulator-max-microvolt = <1975000>; |
|
regulator-boot-on; |
|
regulator-always-on; |
|
}; |
|
|
|
sw4_reg: sw4 { |
|
regulator-min-microvolt = <800000>; |
|
regulator-max-microvolt = <3300000>; |
|
regulator-always-on; |
|
}; |
|
|
|
swbst_reg: swbst { |
|
regulator-min-microvolt = <5000000>; |
|
regulator-max-microvolt = <5150000>; |
|
}; |
|
|
|
snvs_reg: vsnvs { |
|
regulator-min-microvolt = <1000000>; |
|
regulator-max-microvolt = <3000000>; |
|
regulator-boot-on; |
|
regulator-always-on; |
|
}; |
|
|
|
vref_reg: vrefddr { |
|
regulator-boot-on; |
|
regulator-always-on; |
|
}; |
|
|
|
vgen1_reg: vgen1 { |
|
regulator-min-microvolt = <800000>; |
|
regulator-max-microvolt = <1550000>; |
|
regulator-always-on; |
|
}; |
|
|
|
vgen2_reg: vgen2 { |
|
regulator-min-microvolt = <800000>; |
|
regulator-max-microvolt = <1550000>; |
|
}; |
|
|
|
vgen3_reg: vgen3 { |
|
regulator-min-microvolt = <1800000>; |
|
regulator-max-microvolt = <3300000>; |
|
regulator-always-on; |
|
}; |
|
|
|
vgen4_reg: vgen4 { |
|
regulator-min-microvolt = <1800000>; |
|
regulator-max-microvolt = <3300000>; |
|
regulator-always-on; |
|
}; |
|
|
|
vgen5_reg: vgen5 { |
|
regulator-min-microvolt = <1800000>; |
|
regulator-max-microvolt = <3300000>; |
|
regulator-always-on; |
|
}; |
|
|
|
vgen6_reg: vgen6 { |
|
regulator-min-microvolt = <1800000>; |
|
regulator-max-microvolt = <3300000>; |
|
regulator-always-on; |
|
}; |
|
}; |
}; |
}; |
|
|
|
max7322: gpio@68 { |
pinctrl_usdhc3_100mhz: usdhc3grp-100mhz { |
compatible = "maxim,max7322"; |
fsl,pins = < |
reg = <0x68>; |
MX6SX_PAD_SD3_CMD__USDHC3_CMD 0x170b9 |
gpio-controller; |
MX6SX_PAD_SD3_CLK__USDHC3_CLK 0x100b9 |
#gpio-cells = <2>; |
MX6SX_PAD_SD3_DATA0__USDHC3_DATA0 0x170b9 |
}; |
MX6SX_PAD_SD3_DATA1__USDHC3_DATA1 0x170b9 |
}; |
MX6SX_PAD_SD3_DATA2__USDHC3_DATA2 0x170b9 |
|
MX6SX_PAD_SD3_DATA3__USDHC3_DATA3 0x170b9 |
|
MX6SX_PAD_SD3_DATA4__USDHC3_DATA4 0x170b9 |
|
MX6SX_PAD_SD3_DATA5__USDHC3_DATA5 0x170b9 |
|
MX6SX_PAD_SD3_DATA6__USDHC3_DATA6 0x170b9 |
|
MX6SX_PAD_SD3_DATA7__USDHC3_DATA7 0x170b9 |
|
>; |
|
}; |
|
|
&i2c3 { |
pinctrl_usdhc3_200mhz: usdhc3grp-200mhz { |
clock-frequency = <100000>; |
fsl,pins = < |
pinctrl-names = "default"; |
MX6SX_PAD_SD3_CMD__USDHC3_CMD 0x170f9 |
pinctrl-0 = <&pinctrl_i2c3>; |
MX6SX_PAD_SD3_CLK__USDHC3_CLK 0x100f9 |
status = "okay"; |
MX6SX_PAD_SD3_DATA0__USDHC3_DATA0 0x170f9 |
|
MX6SX_PAD_SD3_DATA1__USDHC3_DATA1 0x170f9 |
|
MX6SX_PAD_SD3_DATA2__USDHC3_DATA2 0x170f9 |
|
MX6SX_PAD_SD3_DATA3__USDHC3_DATA3 0x170f9 |
|
MX6SX_PAD_SD3_DATA4__USDHC3_DATA4 0x170f9 |
|
MX6SX_PAD_SD3_DATA5__USDHC3_DATA5 0x170f9 |
|
MX6SX_PAD_SD3_DATA6__USDHC3_DATA6 0x170f9 |
|
MX6SX_PAD_SD3_DATA7__USDHC3_DATA7 0x170f9 |
|
>; |
|
}; |
|
|
max7310_a: gpio@30 { |
pinctrl_usdhc4: usdhc4grp { |
compatible = "maxim,max7310"; |
fsl,pins = < |
reg = <0x30>; |
MX6SX_PAD_SD4_CMD__USDHC4_CMD 0x17059 |
gpio-controller; |
MX6SX_PAD_SD4_CLK__USDHC4_CLK 0x10059 |
#gpio-cells = <2>; |
MX6SX_PAD_SD4_DATA0__USDHC4_DATA0 0x17059 |
}; |
MX6SX_PAD_SD4_DATA1__USDHC4_DATA1 0x17059 |
|
MX6SX_PAD_SD4_DATA2__USDHC4_DATA2 0x17059 |
|
MX6SX_PAD_SD4_DATA3__USDHC4_DATA3 0x17059 |
|
MX6SX_PAD_SD4_DATA7__GPIO6_IO_21 0x17059 /* CD */ |
|
MX6SX_PAD_SD4_DATA6__GPIO6_IO_20 0x17059 /* WP */ |
|
>; |
|
}; |
|
|
max7310_b: gpio@32 { |
pinctrl_vcc_sd3: vccsd3grp { |
compatible = "maxim,max7310"; |
fsl,pins = < |
reg = <0x32>; |
MX6SX_PAD_KEY_COL1__GPIO2_IO_11 0x17059 |
gpio-controller; |
>; |
#gpio-cells = <2>; |
}; |
}; |
}; |
}; |
}; |
|
|
&wdog1 { |
|
pinctrl-names = "default"; |
|
pinctrl-0 = <&pinctrl_wdog>; |
|
fsl,ext-reset-output; |
|
}; |
|