Up to [cvs.NetBSD.org] / src / sys / dev / pci
Request diff between arbitrary revisions
Default branch: MAIN
Current tag: nick-nhusb-base-20160319
Revision 1.146 / (download) - annotate - [select for diffs], Wed Nov 18 04:24:02 2015 UTC (8 years, 4 months ago) by msaitoh
Branch: MAIN
CVS Tags: nick-nhusb-base-20160422,
nick-nhusb-base-20160319,
nick-nhusb-base-20151226
Changes since 1.145: +106 -31
lines
Diff to previous 1.145 (colored)
- Add the Auto Slot Power Limit Disable bit in Slot Control register and the Completion Timeout Prefix/Header Log Capable bit in the AER capability and control register (ECN: Downstream Port Containment (DPC)). - Add the Poisoned TLP Egress Block bit (ECN: Enhanced DPC). - Update Link Capabilities 2 register and Link Control 3 register (ECN: Separate Refclk Independent SSC Architecture (SRIS)) - ECN: Readiness Notifications (RN) - Add the Retimer Presence Detect Supported bit in the Link Capabilities 2 register and the Retimer Presence Detected bit in the Link Status 2 register (ECN: Extension Devices)