CVS log for src/sys/crypto/chacha/arch/arm/files.chacha_arm
![[BACK]](/icons/back.gif)
Up to [cvs.NetBSD.org] / src / sys / crypto / chacha / arch / arm
Request diff between arbitrary revisions
Keyword substitution: kv
Default branch: MAIN
Revision 1.5: download - view: text, markup, annotated - select for diffs
Tue Sep 8 17:35:27 2020 UTC (4 years, 4 months ago) by jakllsch
Branches: MAIN
CVS tags: thorpej-ifq-base,
thorpej-ifq,
thorpej-i2c-spi-conf2-base,
thorpej-i2c-spi-conf2,
thorpej-i2c-spi-conf-base,
thorpej-i2c-spi-conf,
thorpej-futex2-base,
thorpej-futex2,
thorpej-futex-base,
thorpej-futex,
thorpej-cfargs2-base,
thorpej-cfargs2,
thorpej-cfargs-base,
thorpej-cfargs,
thorpej-altq-separation-base,
thorpej-altq-separation,
perseant-exfatfs-base-20240630,
perseant-exfatfs-base,
perseant-exfatfs,
netbsd-10-base,
netbsd-10-1-RELEASE,
netbsd-10-0-RELEASE,
netbsd-10-0-RC6,
netbsd-10-0-RC5,
netbsd-10-0-RC4,
netbsd-10-0-RC3,
netbsd-10-0-RC2,
netbsd-10-0-RC1,
netbsd-10,
cjep_sun2x-base1,
cjep_sun2x-base,
cjep_sun2x,
cjep_staticlib_x-base1,
cjep_staticlib_x-base,
cjep_staticlib_x,
bouyer-sunxi-drm-base,
bouyer-sunxi-drm,
HEAD
Diff to: previous 1.4: preferred, colored
Changes since revision 1.4: +2 -1
lines
Acknowledge clang warning for NEON cipher code on aarch64eb
We've already made the nonportable vector initializations portable; the
code works on aarch64eb.
Revision 1.4: download - view: text, markup, annotated - select for diffs
Tue Sep 8 17:17:32 2020 UTC (4 years, 4 months ago) by jakllsch
Branches: MAIN
Diff to: previous 1.3: preferred, colored
Changes since revision 1.3: +2 -2
lines
use correct condition
Revision 1.3: download - view: text, markup, annotated - select for diffs
Tue Jul 28 20:08:48 2020 UTC (4 years, 5 months ago) by riastradh
Branches: MAIN
Diff to: previous 1.2: preferred, colored
Changes since revision 1.2: +2 -1
lines
Implement 4-way vectorization of ChaCha for armv7 NEON.
cgd performance is not as good as I was hoping (~4% improvement over
chacha_ref.c) but it should improve substantially more if we let the
cgd worker thread keep fpu state so we don't have to pay the cost of
isb and zero-the-fpu on every 512-byte cgd block.
Revision 1.2: download - view: text, markup, annotated - select for diffs
Mon Jul 27 20:51:29 2020 UTC (4 years, 5 months ago) by riastradh
Branches: MAIN
Diff to: previous 1.1: preferred, colored
Changes since revision 1.1: +6 -4
lines
Enable ChaCha NEON code on armv7 too.
The 4-blocks-at-a-time assembly helper is disabled for now; adapting
it to armv7 is going to be a little annoying with only 16 128-bit
vector registers.
(Should also do a fifth block in the integer registers for 320 bytes
at a time.)
Revision 1.1: download - view: text, markup, annotated - select for diffs
Sat Jul 25 22:51:57 2020 UTC (4 years, 5 months ago) by riastradh
Branches: MAIN
Implement ChaCha with NEON on ARM.
XXX Needs performance measurement.
XXX Needs adaptation to arm32 neon which has half the registers.
CVSweb <webmaster@jp.NetBSD.org>