CVS log for src/sys/arch/sparc/dev/sxvar.h

Up to [cvs.NetBSD.org] / src / sys / arch / sparc / dev

Request diff between arbitrary revisions

Keyword substitution: kv
Default branch: MAIN

Pull up following revision(s) (requested by abs in ticket #224):

	sys/dev/wscons/wsdisplay_vconsvar.h: revision 1.34
	sys/dev/wscons/wsdisplay_glyphcachevar.h: revision 1.6
	sys/arch/sparc/dev/cgfourteen.c: revision 1.94
	sys/arch/sparc/dev/cgfourteen.c: revision 1.95
	sys/dev/sbus/mgx.c: revision 1.21
	sys/dev/sbus/mgx.c: revision 1.22
	sys/dev/sbus/mgx.c: revision 1.23
	sys/dev/wscons/wsdisplay_vcons.c: revision 1.65
	sys/dev/wscons/wsdisplay_vcons.c: revision 1.66
	sys/dev/wscons/wsdisplay_glyphcache.c: revision 1.12
	sys/arch/sparc/dev/sxvar.h: revision 1.5
	sys/arch/sparc/dev/sx.c: revision 1.6
	sys/arch/sparc/dev/sx.c: revision 1.7

make vcons_putchar_buffer() return a flag indicating if anything actually
changed, skip the actual drawing op if nothing did

add flags for drivers to requesr R2L bit/byte-ordered fonts, default to
L2R, chack them in vcons_load_font() instead of just trusting that we'd get
what we need

initialize the diagnostic register with the value suggested by the SunOS
header. This sets a bunch of undocumented bits and yields a 10% speed increase
when rendering antialiased text.

use macros compatible with xf86-video-suncg14 to issue SX instructions
much more readable, alignment weirdness is handled automatically and code is
interchangable

allow drivers to specify horizontal alignment of glyph cache cells
for things like SX which have alignment restrictions

add counter to periodically drain the instruction queue in order to avoid
stalling the MBus during long SX operations

adapted from xf86-video-suncg14
- use sx_wait() to avoid stalling the MBus
- request 32bit alignment for glyphcache cells

wait for the engine to go idle before issuing rectfill commands
we get occasional overlap with blit commands if we just wait for fifo slots
needs further investigation, it is possible that not all writes to drawing
engine registers are pipelined and of course we don't have docs

following a hunch...
- cache DEC and FG registers, only write them if the value actually changes
- wait for the engine to go idle before writing DEC
- wait for FIFO slots on everything else
with this we avoid waiting if possible and still avoid overlapping blit and
fill commands

add counter to periodically drain the instruction queue in order to avoid
stalling the MBus during long SX operations
adapted from xf86-video-suncg14

Sync with HEAD

adapt to changes in sxreg.h

Rebase to HEAD as of a few days ago.

Rebase.

Add a newline at end of file.

sync with head.

for a reference, the tree before this commit was tagged
as yamt-pagecache-tag8.

this commit was splitted into small chunks to avoid
a limitation of cvs.  ("Protocol error: too many arguments")

sync with head

file sxvar.h was added on branch yamt-pagecache on 2014-05-22 11:40:08 +0000

print chip revision on attach

resync with head

file sxvar.h was added on branch tls-maxphys on 2013-02-25 00:28:57 +0000

attachment and initialization for SX