CVS log for src/sys/arch/powerpc/powerpc/sig_machdep.c

Up to [cvs.NetBSD.org] / src / sys / arch / powerpc / powerpc

Request diff between arbitrary revisions

Keyword substitution: kv
Default branch: MAIN

Remove unnecessary <sys/malloc.h>.

Use "stack_t" instead of "struct sigaltstack", as the former is the
newer standardized name.  NFC.

Use the signal trampoline version constants from <sys/signal.h>.

Style and cosmetic changes. No binary changes intended.

Fix previous; hide userland ABI details for kernel as suggested by joerg:

http://mail-index.netbsd.org/source-changes-d/2020/06/21/msg012745.html

- Revive __lwp_settcb(), and call _lwp_setprivate(2) from it.

- Keep l_private opaque pointer for kernel; store raw value of %r2 in it.
  In the previous commit message, I wrote,

http://mail-index.netbsd.org/source-changes/2020/06/21/msg118524.html

> - Make sure that, like other ports, l_private represents address of tcb,
>   not biased one as in %r2.

  but, it turned out to be wrong. mips stores a biased address, at least.
  It is userland responsibility to interpret returned values from
  lwp_getprivate(2).

Fix inconsistency b/w kernel and userland recognitions of TLS, as well as
inconsistency whether it is biased or not in kernel.

- Obsolete __lwp_settcb() in order to let kernel know new TLS address via
  _lwp_setprivate(2). Alternatively, we can call _lwp_setprivate(2) within
  __lwp_settcb() like mips, but it is just double handling; we adjust %r2
  appropriately in _lwp_setprivate(2) via cpu_lwp_setprivate().

- Make sure that, like other ports, l_private represents address of tcb,
  not biased one as in %r2. This guarantees that the returned values from
  _lwp_getprivate(2) and __lwp_getprivate_fast() are always same. Also,
  we can obsolete PTRACE_LWP_GETPRIVATE() macro.

Now, *_pl_private tests in tests/lib/libc/sys successfully pass, while
no other tests become newly falling.

Fix SS_ONSTACK, which seems like broken since switched to siginfo.

Found by tests/lib/libc/sys/t_sigaltstack, which passes now, while
no other tests are not falling newly.

XXX
Shouldn't we turn _UC_{SET,CLR}STACK into MI?

Sync with HEAD

Mostly merge changes from HEAD upto 20200411

Pull up following revision(s) (requested by rin in ticket #826):

	lib/libpthread/arch/powerpc/pthread_md.h: revision 1.9
	sys/arch/powerpc/powerpc/sig_machdep.c: revision 1.48

Revert previous:
http://mail-index.netbsd.org/source-changes/2020/02/20/msg114173.html
Comment turned out to be wrong, and KASSERT fires for oea.

XXX
Need to revisit shortly...

Revert previous:
http://mail-index.netbsd.org/source-changes/2020/02/20/msg114173.html

Comment turned out to be wrong, and KASSERT fires for oea.

XXX
Need to revisit shortly...

Merge changes from current as of 20200406

Sync with head.

Pull up following revision(s) (requested by rin in ticket #736):

	lib/libpthread/arch/powerpc/pthread_md.h: revision 1.8
	sys/arch/powerpc/powerpc/sig_machdep.c: revision 1.47

libpthread sets initial value of MSR for lwp's. However, appropriate
value differs b/w oea/booke/ibm4xx, and there's no way to obtain it
from userland. Therefore, this initial value should be corrected by
cpu_setmcontext().

- Comment this in libpthread
- Add KASSERT in cpu_mcontext_validate()

libpthread sets initial value of MSR for lwp's. However, appropriate
value differs b/w oea/booke/ibm4xx, and there's no way to obtain it
from userland. Therefore, this initial value should be corrected by
cpu_setmcontext().

- Comment this in libpthread
- Add KASSERT in cpu_mcontext_validate()

Sync with HEAD

Pull up following revision(s) (requested by maxv in ticket #1677):

	sys/arch/hppa/hppa/sig_machdep.c: revision 1.26
	sys/arch/arm/arm/sig_machdep.c: revision 1.51
	sys/arch/i386/i386/machdep.c: revision 1.813
	sys/arch/alpha/alpha/machdep.c: revision 1.352
	sys/arch/m68k/m68k/sig_machdep.c: revision 1.50
	sys/arch/usermode/target/i386/cpu_i386.c: revision 1.8
	sys/arch/sparc64/sparc64/machdep.c: revision 1.289
	sys/arch/sparc64/sparc64/netbsd32_machdep.c: revision 1.111
	sys/arch/powerpc/powerpc/sig_machdep.c: revision 1.46
	sys/arch/amd64/amd64/netbsd32_machdep.c: revision 1.117
	sys/arch/sh3/sh3/sh3_machdep.c: revision 1.106
	sys/arch/mips/mips/netbsd32_machdep.c: revision 1.16
	sys/arch/mips/mips/sig_machdep.c: revision 1.24
	sys/arch/usermode/target/x86_64/cpu_x86_64.c: revision 1.7
	sys/arch/vax/vax/sig_machdep.c: revision 1.23

Fix widespread leak in the sendsig_siginfo() functions. sigframe_siginfo
has padding, so zero it out properly. While here I'm also zeroing out some
other things in several ports, for safety. Same problem in netbsd32, so
fix that too.

I can't compile-test on each architecture, but there should be no
breakage (tm).

Overall this fixes at least 14 info leaks. Prompted by the discovery by
KLEAK of a leak in amd64's sendsig_siginfo.

Pull up following revision(s) (requested by maxv in ticket #1677):

	sys/arch/hppa/hppa/sig_machdep.c: revision 1.26
	sys/arch/arm/arm/sig_machdep.c: revision 1.51
	sys/arch/i386/i386/machdep.c: revision 1.813
	sys/arch/alpha/alpha/machdep.c: revision 1.352
	sys/arch/m68k/m68k/sig_machdep.c: revision 1.50
	sys/arch/usermode/target/i386/cpu_i386.c: revision 1.8
	sys/arch/sparc64/sparc64/machdep.c: revision 1.289
	sys/arch/sparc64/sparc64/netbsd32_machdep.c: revision 1.111
	sys/arch/powerpc/powerpc/sig_machdep.c: revision 1.46
	sys/arch/amd64/amd64/netbsd32_machdep.c: revision 1.117
	sys/arch/sh3/sh3/sh3_machdep.c: revision 1.106
	sys/arch/mips/mips/netbsd32_machdep.c: revision 1.16
	sys/arch/mips/mips/sig_machdep.c: revision 1.24
	sys/arch/usermode/target/x86_64/cpu_x86_64.c: revision 1.7
	sys/arch/vax/vax/sig_machdep.c: revision 1.23

Fix widespread leak in the sendsig_siginfo() functions. sigframe_siginfo
has padding, so zero it out properly. While here I'm also zeroing out some
other things in several ports, for safety. Same problem in netbsd32, so
fix that too.

I can't compile-test on each architecture, but there should be no
breakage (tm).

Overall this fixes at least 14 info leaks. Prompted by the discovery by
KLEAK of a leak in amd64's sendsig_siginfo.

Pull up following revision(s) (requested by maxv in ticket #1677):

	sys/arch/hppa/hppa/sig_machdep.c: revision 1.26
	sys/arch/arm/arm/sig_machdep.c: revision 1.51
	sys/arch/i386/i386/machdep.c: revision 1.813
	sys/arch/alpha/alpha/machdep.c: revision 1.352
	sys/arch/m68k/m68k/sig_machdep.c: revision 1.50
	sys/arch/usermode/target/i386/cpu_i386.c: revision 1.8
	sys/arch/sparc64/sparc64/machdep.c: revision 1.289
	sys/arch/sparc64/sparc64/netbsd32_machdep.c: revision 1.111
	sys/arch/powerpc/powerpc/sig_machdep.c: revision 1.46
	sys/arch/amd64/amd64/netbsd32_machdep.c: revision 1.117
	sys/arch/sh3/sh3/sh3_machdep.c: revision 1.106
	sys/arch/mips/mips/netbsd32_machdep.c: revision 1.16
	sys/arch/mips/mips/sig_machdep.c: revision 1.24
	sys/arch/usermode/target/x86_64/cpu_x86_64.c: revision 1.7
	sys/arch/vax/vax/sig_machdep.c: revision 1.23

Fix widespread leak in the sendsig_siginfo() functions. sigframe_siginfo
has padding, so zero it out properly. While here I'm also zeroing out some
other things in several ports, for safety. Same problem in netbsd32, so
fix that too.

I can't compile-test on each architecture, but there should be no
breakage (tm).

Overall this fixes at least 14 info leaks. Prompted by the discovery by
KLEAK of a leak in amd64's sendsig_siginfo.

Pull up following revision(s) (requested by maxv in ticket #1173):
	sys/arch/hppa/hppa/sig_machdep.c: revision 1.26
	sys/arch/arm/arm/sig_machdep.c: revision 1.51
	sys/arch/i386/i386/machdep.c: revision 1.813
	sys/arch/alpha/alpha/machdep.c: revision 1.352
	sys/arch/m68k/m68k/sig_machdep.c: revision 1.50
	sys/arch/usermode/target/i386/cpu_i386.c: revision 1.8
	sys/arch/sparc64/sparc64/machdep.c: revision 1.289
	sys/arch/sparc64/sparc64/netbsd32_machdep.c: revision 1.111
	sys/arch/powerpc/powerpc/sig_machdep.c: revision 1.46
	sys/arch/amd64/amd64/netbsd32_machdep.c: revision 1.117
	sys/arch/sh3/sh3/sh3_machdep.c: revision 1.106
	sys/arch/mips/mips/netbsd32_machdep.c: revision 1.16
	sys/arch/mips/mips/sig_machdep.c: revision 1.24
	sys/arch/riscv/riscv/sig_machdep.c: revision 1.2
	sys/arch/usermode/target/x86_64/cpu_x86_64.c: revision 1.7
	sys/arch/vax/vax/sig_machdep.c: revision 1.23

Fix widespread leak in the sendsig_siginfo() functions. sigframe_siginfo
has padding, so zero it out properly. While here I'm also zeroing out some
other things in several ports, for safety. Same problem in netbsd32, so
fix that too.

I can't compile-test on each architecture, but there should be no
breakage (tm).

Overall this fixes at least 14 info leaks. Prompted by the discovery by
KLEAK of a leak in amd64's sendsig_siginfo.

Sync with HEAD, resolve a few conflicts

Fix widespread leak in the sendsig_siginfo() functions. sigframe_siginfo
has padding, so zero it out properly. While here I'm also zeroing out some
other things in several ports, for safety. Same problem in netbsd32, so
fix that too.

I can't compile-test on each architecture, but there should be no
breakage (tm).

Overall this fixes at least 14 info leaks. Prompted by the discovery by
KLEAK of a leak in amd64's sendsig_siginfo.

update from HEAD

Sync with HEAD

Sync with HEAD

Sync with HEAD

in cpu_setmcontext(), do not update the TLS register (r2) as part of _UC_CPU.
if _UC_TLSBASE is set, use lwp_setprivate() to update both r2 and the
common field in struct lwp.

Sync with HEAD

Pull up following revision(s) (requested by chs in ticket #364):
	lib/libc/tls/tls.c: revision 1.8
	libexec/ld.elf_so/tls.c: revision 1.10
	sys/arch/powerpc/include/types.h: revision 1.50
	sys/arch/powerpc/powerpc/sig_machdep.c: revision 1.44
fix powerpc TLS problems by removing the hacks for PPC EABI.
the kernel no longer treats R2 specially and its use as
the TLS register is now handled entirely in userland.

fix powerpc TLS problems by removing the hacks for PPC EABI.
the kernel no longer treats R2 specially and its use as
the TLS register is now handled entirely in userland.

sync with head

Add support for _UC_TLSBASE.  Make sure to preserve backwards compat for
programs built before TLS support was added.

sync to latest -current.

sync with head.

Pull up following revision(s) (requested by martin in ticket #274):
	sys/arch/amd64/amd64/process_machdep.c: revision 1.20
	sys/kern/sys_lwp.c: revision 1.54
	sys/arch/sparc64/sparc64/machdep.c: revision 1.267
	sys/arch/mips/mips/cpu_subr.c: revision 1.16
	sys/arch/vax/vax/machdep.c: revision 1.188
	sys/sys/lwp.h: revision 1.161
	sys/arch/sparc64/sparc64/netbsd32_machdep.c: revision 1.98
	sys/arch/alpha/alpha/machdep.c: revision 1.339
	sys/compat/sys/ucontext.h: revision 1.6
	sys/arch/hppa/hppa/hppa_machdep.c: revision 1.28
	distrib/sets/lists/tests/mi: revision 1.469
	sys/arch/powerpc/powerpc/sig_machdep.c: revision 1.42
	tests/lib/libc/sys/t_lwp_create.c: revision 1.1
	tests/lib/libc/sys/Makefile: revision 1.23
	sys/arch/arm/arm/sig_machdep.c: revision 1.42
	sys/arch/amd64/include/mcontext.h: revision 1.15
	sys/arch/amd64/amd64/machdep.c: revision 1.183
	sys/arch/sh3/sh3/sh3_machdep.c: revision 1.99
	sys/arch/i386/i386/machdep.c: revision 1.727
	sys/compat/netbsd32/netbsd32_lwp.c: revision 1.13
	sys/arch/sparc/sparc/machdep.c: revision 1.319
	sys/arch/amd64/amd64/netbsd32_machdep.c: revision 1.76
	sys/arch/m68k/m68k/sig_machdep.c: revision 1.49
	sys/sys/ucontext.h: revision 1.16
	sys/arch/mips/mips/netbsd32_machdep.c: revision 1.9
	lib/libc/sys/_lwp_create.2: revision 1.5
Calling _lwp_create() with a bogus ucontext could trigger a kernel
assertion failure (and thus a crash in DIAGNOSTIC kernels). Independently
discovered by YAMAMOTO Takashi and Joel Sing.
To avoid this, introduce a cpu_mcontext_validate() function and move all
sanity checks from cpu_setmcontext() there. Also untangle the netbsd32
compat mess slightly and add a cpu_mcontext32_validate() cousin there.
Add an exhaustive atf test case, based partly on code from Joel Sing.
Should finally fix the remaining open part of PR kern/43903.

Calling _lwp_create() with a bogus ucontext could trigger a kernel
assertion failure (and thus a crash in DIAGNOSTIC kernels). Independently
discovered by YAMAMOTO Takashi and Joel Sing.

To avoid this, introduce a cpu_mcontext_validate() function and move all
sanity checks from cpu_setmcontext() there. Also untangle the netbsd32
compat mess slightly and add a cpu_mcontext32_validate() cousin there.

Add an exhaustive atf test case, based partly on code from Joel Sing.

Should finally fix the remaining open part of PR kern/43903.

Catchup with rmind-uvmplock merge.

cleanup includes (include <powerpc/psl.h explicitly)

Sync with HEAD.

sync with head

Use l->l_md.md_utf in preference to trapframe(l).  This shrink the kernel
just a bit in size.

sync with head

Pull up following revision(s) (requested by jmmv in ticket #1551):
	sys/arch/powerpc/powerpc/sig_machdep.c: revision 1.39 via patch
PR port-macppc/43619
Save handler before calling sendsig_reset before it will reset to SIG_DFL
is SA_RESETHAND is set.

Sync with HEAD

PR port-macppc/43619
Save handler before calling sendsig_reset before it will reset to SIG_DFL
is SA_RESETHAND is set.

Add support for BookE Freescale MPC85xx (e500 core) processors.
Add fast softint support for PowerPC (though only booke uses it).
Redo FPU/VEC support and add e500 SPE support.
Rework trap/intrs to use a common trapframe format.
Support SOFTFLOAT (no hardfloat or fpu emulation) for BookE.

Add SPE (signal processing engine) support for mpc85xx/booke.  Think of it
as AltiVec-lite (really lite).  Genercize AltiVec support so that it could
the same interface could support SPE as well.  Rework the FPU support along
the same lines.  Move the __asm() to their own XXX_subr.S (altivec, fpu, spe).

Retire struct user, remove sys/user.h inclusions.  Note sys/user.h header
as obsolete.  Remove USER_TO_UAREA/UAREA_TO_USER macros.

Various #include fixes and review by matt@.

Adapt to new trapframe.

sync with head

- Use uvm_lwp_setuarea() instead of directly setting address to lwp_t::l_addr.
- Replace most remaining uses of l_addr with uvm_lwp_getuarea() or lwp_getpcb().
- Amend assembly in ports where it accesses PCB via struct user.
- Rename L_ADDR to L_PCB in few places.  Reduce sys/user.h inclusions.

Use lwp_getpcb() on mips, powerpc and sh3, clean from struct user usage.

sync with head.

Sync with HEAD.

Sync with HEAD.

Update haad-dm branch to haad-dm-base2.

The sendsig_sigcontext() here should most probably be sendsig_siginfo().
Based on hints from other developers.

Make the emulations, exec formats, coredump, NFS, and the NFS server
into modules. By and large this commit:

- shuffles header files and ifdefs
- splits code out where necessary to be modular
- adds module glue for each of the components
- adds/replaces hooks for things that can be installed at runtime

Remove some now-unneeded includes. Matches previous changes to i386 code.

Sync with HEAD.

sync with head.

Initial checkin of re-adding SA. Everything except kern_sa.c
compiles in GENERIC for i386. This is still a work-in-progress, but
this checkin covers most of the mechanical work (changing signalling
to be able to accomidate SA's process-wide signalling and re-adding
includes of sys/sa.h and savar.h). Subsequent changes will be much
more interesting.

Also, kern_sa.c has received partial cleanup. There's still more
to do, though.

Merge proc::p_mutex and proc::p_smutex into a single adaptive mutex, since
we no longer need to guard against access from hardware interrupt handlers.

Additionally, if cloning a process with CLONE_SIGHAND, arrange to have the
child process share the parent's lock so that signal state may be kept in
sync. Partially addresses PR kern/37437.

sync with HEAD

Merge the ppcoea-renovation branch to HEAD.

This branch was a major cleanup and rototill of many of the various OEA
cpu based PPC ports that focused on sharing as much code as possible
between the various ports to eliminate near-identical copies of files in
every tree.  Additionally there is a new PIC system that unifies the
interface to interrupt code for all different OEA ppc arches.  The work
for this branch was done by a variety of people, too long to list here.

TODO:
bebox still needs work to complete the transition to -renovation.
ofppc still needs a bunch of work, which I will be looking at.
ev64260 still needs to be renovated
amigappc was not attempted.

NOTES:
pmppc was removed as an arch, and moved to a evbppc target.

Sync with HEAD

sync with head.

sync with HEAD

Sync with head.

Sync with head.

Initialize the link context in a signal frame to the receiving lwp's
link context instead of NULL.  Otherwise, if we got a signal while the
lwp had a link context set, the link context would be set to NULL upon
return from signal delivery.

christos@tech-kern: "I think you are right."

Sync with HEAD.

Kill caddr_t; there will be some MI fallout, but it will be fixed shortly.

sync with head.

Fix a pasto (mutex_exit -> mutex_enter).

Merge newlock2 to head.

Remove support for SA. Ok core@.

powerpc changes.

sync with head.

sync with head.

Sync with head.

The new gcc propagates const-ness from structs to members, so
make local variable const as well.  Avoid writing to the now-const
variable, instead do the masking before in the trapframe register
assignment.

OK'ed by thorpej and nathanw.

sync with head

sync with head.

Sync with head.

sync with head - hopefully this will work

sync with head.

Pull up following revision(s) (requested by shige in ticket #1223):
	sys/arch/powerpc/powerpc/sig_machdep.c: revision 1.25
Make cpu_setmcontext() fix up the passed-in MSR value.

Pull up following revision(s) (requested by shige in ticket #1223):
	sys/arch/powerpc/powerpc/sig_machdep.c: revision 1.25
Make cpu_setmcontext() fix up the passed-in MSR value.

Merge 2006-03-28 NetBSD-current into the "peter-altq" branch.

Make cpu_setmcontext() fix up the passed-in MSR value.

merge ktrace-lwp.

Fix the sync with head I botched.

Sync with HEAD.

Sync with HEAD

Add a SAVE/DISCARD flag to save_{fpu,vec}_lwp.  Use it appropriately.
Nuke struct fpu and use struct fpreg instead (except for the names, they
were identical).  On MP machines, this will avoid an unneeded IPI to save
the register contents that are about to discarded.

Revamp how user MSR/SRR1 are dealt with.
Add a PSL_USEROK_P(psl) macro which valids the bits (replaces the use of
PSL_USERSTATIC).
Add a PSL_USERSRR1 mask which is used to mask out status bits in the upper
half of SRR1.
Make sure PSL_VEC is set appropriately in userret().  PSL_VEC is in the same
region as SSR1 status bits so it's not preserved on exceptions.  Thus we
need to make to set it.
When returning a MSR/SRR1 to userland, always clear the status bits.
Add emulation of the mfpvr, mtmsr, and mfmsr instructions.

In cpu_getmcontext, make sure the returned MSR has the FP exception mode
(PSL_FE0|PSL_FE1) saved in the PSL.  In cpu_setmcontext, copy the FP
exception bits to the PCB where they live.

Fix the way cpu_setmcontext was restoring FPSCR.  Make the opposite of the
way that cpu_getmcontext was saving it.  (FPSCR was being saved incorrectly
before and thus obliterated when a signal happened).

Copy ksi->ksi_info, not all of ksi, to user stack.

* Shuffle some data structures so, and add a flags word to ksiginfo_t.
  Right now the only flag is used to indicate if a ksiginfo_t is a
  result of a trap.  Add a predicate macro to test for this flag.
* Add initialization macros for ksiginfo_t's.
* Add accssor macro for ksi_trap.  Expands to 0 if the ksiginfo_t was
  not the result of a trap.  This matches the sigcontext trapcode semantics.
* In kpsendsig(), use KSI_TRAP_P() to select the lwp that gets the signal.
  Inspired by Matthias Drochner's fix to kpsendsig(), but correctly handles
  the case of non-trap-generated signals that have a > 0 si_code.

This patch fixes a signal delivery problem with threaded programs noted by
Matthias Drochner on tech-kern.

As discussed on tech-kern.  Reviewed and OK's by Christos.

Use ksi_signo instead of _signo.

Copy out the entire ksiginfo_t, not just the first word.

constify siginfo/trapsignal

Use direct entry for siginfo trampoline.  Deal with missing
legacy trampolines in a cleaner manner.

Add siginfo support for PowerPC.

__KERNEL_RCSID()

Don't use trapframe in sigcontext.  Instead define a new structure
utrapframe that fixed in size (and the same size as the trapframe
in NetBSD 1.5).  This preserves binary compatibility for those programs
that dealt looked at sigcontexts.

Kill all references to struct __gregs and use the _REG_xx names.

Cast to register_t, not int, to be more _LP64 friendly.

Merge the nathanw_sa branch.

sync kqueue branch with HEAD

Adapt to changes in FPU handling in cpu_{get,set}mcontext().

LWPify

Catch up to -current.

catch up with -current.

No longer need to pull in lwp.h; proc.h pulls it in for us.

Add kernel support for having userland provide the signal trampoline:

* struct sigacts gets a new sigact_sigdesc structure, which has the
  sigaction and the trampoline/version.  Version 0 means "legacy kernel
  provided trampoline".  Other versions are coordinated with machine-
  dependent code in libc.
* sigaction1() grows two more arguments -- the trampoline pointer and
  the trampoline version.
* A new __sigaction_sigtramp() system call is provided to register a
  trampoline along with a signal handler.
* The handler is no longer passed to sensig() functions.  Instead,
  sendsig() looks up the handler by peeking in the sigacts for the
  process getting the signal (since it has to look in there for the
  trampoline anyway).
* Native sendsig() functions now select the appropriate trampoline and
  its arguments based on the trampoline version in the sigacts.

Changes to libc to use the new facility will be checked in later.  Kernel
version not bumped; we will ride the 1.6C bump made recently.

Eliminate two unused sigframe members.

Curproc->curlwp renaming.

Change uses of "curproc->l_proc" back to "curproc", which is more like the
original use. Bare uses of "curproc" are now "curlwp".

"curproc" is now #defined in proc.h as ((curlwp) ? (curlwp)->l_proc) : NULL)
so that it is always safe to reference curproc (*de*referencing curproc
is another story, but that's always been true).

#include <sys/sa.h> before <sys/syscallargs.h>, to provide sa_upcall_t
now that <sys/param.h> doesn't include <sys/sa.h>.

(Behold the Power of Ed)

The memcpy(9) function takes a byte length to copy, not a number of
array elements. Therefore, when computing the size of the
floating-point register storage, don't divide by the size of a single
FP register.

cpu_setmcontext() and cpu_getmcontext() now operate on all 32 FP
registers, not just the first four.

Update to Current World Order.

Initial SA support for ppc.  Test-booted on sandpoint, macppc, & walnut.
mcontext and cpu_getmcontext()/cpu_setmcontext() from Klaus Klein
<kleink@netbsd.org>.

Catch up to -current.

file sig_machdep.c was added on branch nathanw_sa on 2001-11-05 19:46:18 +0000

Change the bcopy's to structure assignments.

Sync with HEAD

split off thread specific stuff from struct sigacts to struct sigctx, leaving
    only signal handler array sharable between threads
move other random signal stuff from struct proc to struct sigctx

This addresses kern/10981 by Matthew Orgass.

Update thorpej_scsipi to -current as of a month ago
A i386 GENERIC kernel compiles without the siop, ahc and bha drivers
(will be updated later). i386 IDE/ATAPI and ncr work, as well as
sparc/esp_sbus. alpha should work as well (untested yet).
siop, ahc and bha will be updated once I've updated the branch to current
-current, as well as machine-dependant code.

file sig_machdep.c was added on branch thorpej_scsipi on 2000-11-20 20:31:17 +0000

When call a signal handler, don't pass the kernel (local) address in r5.

Pull up to last week's -current.

Need opt_compat_netbsd.h.

Move signal management code common to all PowerPC platforms (sendsig(),
sigreturn(), sigcode) to a single place in the shared powerpc directory.
(The struct sigcontext etc. definitions were already being shared.)