version 1.49, 2007/08/16 17:00:05 |
version 1.155, 2018/01/04 13:36:30 |
|
|
/* $NetBSD$ */ |
/* $NetBSD$ */ |
|
|
/*- |
/* |
* Copyright (c) 1998, 2000, 2004, 2006, 2007 The NetBSD Foundation, Inc. |
* Copyright-o-rama! |
* All rights reserved. |
*/ |
|
|
|
/* |
|
* Copyright (c) 1998, 2000, 2004, 2006, 2007, 2009, 2016 |
|
* The NetBSD Foundation, Inc., All rights reserved. |
* |
* |
* This code is derived from software contributed to The NetBSD Foundation |
* This code is derived from software contributed to The NetBSD Foundation |
* by Charles M. Hannum. |
* by Charles M. Hannum, by Andrew Doran and by Maxime Villard. |
* |
* |
* Redistribution and use in source and binary forms, with or without |
* Redistribution and use in source and binary forms, with or without |
* modification, are permitted provided that the following conditions |
* modification, are permitted provided that the following conditions |
|
|
* 2. Redistributions in binary form must reproduce the above copyright |
* 2. Redistributions in binary form must reproduce the above copyright |
* notice, this list of conditions and the following disclaimer in the |
* notice, this list of conditions and the following disclaimer in the |
* documentation and/or other materials provided with the distribution. |
* documentation and/or other materials provided with the distribution. |
* 3. All advertising materials mentioning features or use of this software |
|
* must display the following acknowledgement: |
|
* This product includes software developed by the NetBSD |
|
* Foundation, Inc. and its contributors. |
|
* 4. Neither the name of The NetBSD Foundation nor the names of its |
|
* contributors may be used to endorse or promote products derived |
|
* from this software without specific prior written permission. |
|
* |
* |
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS |
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS |
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED |
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED |
|
|
* POSSIBILITY OF SUCH DAMAGE. |
* POSSIBILITY OF SUCH DAMAGE. |
*/ |
*/ |
|
|
|
/* |
|
* Copyright (c) 2006 Manuel Bouyer. |
|
* |
|
* Redistribution and use in source and binary forms, with or without |
|
* modification, are permitted provided that the following conditions |
|
* are met: |
|
* 1. Redistributions of source code must retain the above copyright |
|
* notice, this list of conditions and the following disclaimer. |
|
* 2. Redistributions in binary form must reproduce the above copyright |
|
* notice, this list of conditions and the following disclaimer in the |
|
* documentation and/or other materials provided with the distribution. |
|
* |
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
|
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
|
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
|
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
|
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
|
* |
|
*/ |
|
|
|
/* |
|
* Copyright (c) 2001 Wasabi Systems, Inc. |
|
* All rights reserved. |
|
* |
|
* Written by Frank van der Linden for Wasabi Systems, Inc. |
|
* |
|
* Redistribution and use in source and binary forms, with or without |
|
* modification, are permitted provided that the following conditions |
|
* are met: |
|
* 1. Redistributions of source code must retain the above copyright |
|
* notice, this list of conditions and the following disclaimer. |
|
* 2. Redistributions in binary form must reproduce the above copyright |
|
* notice, this list of conditions and the following disclaimer in the |
|
* documentation and/or other materials provided with the distribution. |
|
* 3. All advertising materials mentioning features or use of this software |
|
* must display the following acknowledgement: |
|
* This product includes software developed for the NetBSD Project by |
|
* Wasabi Systems, Inc. |
|
* 4. The name of Wasabi Systems, Inc. may not be used to endorse |
|
* or promote products derived from this software without specific prior |
|
* written permission. |
|
* |
|
* THIS SOFTWARE IS PROVIDED BY WASABI SYSTEMS, INC. ``AS IS'' AND |
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED |
|
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR |
|
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL WASABI SYSTEMS, INC |
|
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR |
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF |
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS |
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN |
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) |
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE |
|
* POSSIBILITY OF SUCH DAMAGE. |
|
*/ |
|
|
/*- |
/*- |
* Copyright (c) 1990 The Regents of the University of California. |
* Copyright (c) 1990 The Regents of the University of California. |
* All rights reserved. |
* All rights reserved. |
|
|
* @(#)locore.s 7.3 (Berkeley) 5/13/91 |
* @(#)locore.s 7.3 (Berkeley) 5/13/91 |
*/ |
*/ |
|
|
#include "opt_compat_oldboot.h" |
#include <machine/asm.h> |
#include "opt_cputype.h" |
__KERNEL_RCSID(0, "$NetBSD$"); |
|
|
|
#include "opt_copy_symtab.h" |
#include "opt_ddb.h" |
#include "opt_ddb.h" |
|
#include "opt_modular.h" |
|
#include "opt_multiboot.h" |
#include "opt_realmem.h" |
#include "opt_realmem.h" |
#include "opt_vm86.h" |
#include "opt_xen.h" |
|
|
#include "npx.h" |
|
#include "assym.h" |
#include "assym.h" |
#include "lapic.h" |
#include "lapic.h" |
#include "ioapic.h" |
#include "ioapic.h" |
|
|
#include <sys/errno.h> |
#include <sys/errno.h> |
#include <sys/syscall.h> |
#include <sys/syscall.h> |
|
|
#include <machine/cputypes.h> |
|
#include <machine/segments.h> |
#include <machine/segments.h> |
#include <machine/specialreg.h> |
#include <machine/specialreg.h> |
#include <machine/trap.h> |
#include <machine/trap.h> |
#include <machine/i82489reg.h> |
#include <machine/i82489reg.h> |
#include <machine/multiboot.h> |
|
#include <machine/asm.h> |
|
#include <machine/frameasm.h> |
#include <machine/frameasm.h> |
#include <machine/i82489reg.h> |
#include <machine/i82489reg.h> |
|
#include <machine/cputypes.h> |
|
|
|
#ifndef XEN |
|
#include <machine/multiboot.h> |
|
#endif |
|
|
/* XXX temporary kluge; these should not be here */ |
|
/* Get definitions for IOM_BEGIN, IOM_END, and IOM_SIZE */ |
/* Get definitions for IOM_BEGIN, IOM_END, and IOM_SIZE */ |
#include <dev/isa/isareg.h> |
#include <dev/isa/isareg.h> |
|
|
|
#ifndef XEN |
|
#define _RELOC(x) ((x) - KERNBASE) |
|
#else |
|
#define _RELOC(x) ((x)) |
|
#endif /* XEN */ |
|
#define RELOC(x) _RELOC(_C_LABEL(x)) |
|
|
|
/* 32bit version of PG_NX */ |
|
#define PG_NX32 0x80000000 |
|
|
|
#ifndef PAE |
|
#define PROC0_PDIR_OFF 0 |
|
#else |
|
#define PROC0_L3_OFF 0 |
|
#define PROC0_PDIR_OFF 1 * PAGE_SIZE |
|
#endif |
|
|
|
#define PROC0_STK_OFF (PROC0_PDIR_OFF + PDP_SIZE * PAGE_SIZE) |
|
#define PROC0_PTP1_OFF (PROC0_STK_OFF + UPAGES * PAGE_SIZE) |
|
|
|
/* |
|
* fillkpt - Fill in a kernel page table |
|
* eax = pte (page frame | control | status) |
|
* ebx = page table address |
|
* ecx = number of pages to map |
|
* |
|
* For PAE, each entry is 8 bytes long: we must set the 4 upper bytes to 0. |
|
* This is done by the first instruction of fillkpt. In the non-PAE case, this |
|
* instruction just clears the page table entry. |
|
*/ |
|
#define fillkpt \ |
|
cmpl $0,%ecx ; /* zero-sized? */ \ |
|
je 2f ; \ |
|
1: movl $0,(PDE_SIZE-4)(%ebx) ; /* upper 32 bits: 0 */ \ |
|
movl %eax,(%ebx) ; /* store phys addr */ \ |
|
addl $PDE_SIZE,%ebx ; /* next PTE/PDE */ \ |
|
addl $PAGE_SIZE,%eax ; /* next phys page */ \ |
|
loop 1b ; \ |
|
2: ; |
|
|
|
/* |
|
* fillkpt_nox - Same as fillkpt, but sets the NX/XD bit. |
|
*/ |
|
#define fillkpt_nox \ |
|
cmpl $0,%ecx ; /* zero-sized? */ \ |
|
je 2f ; \ |
|
pushl %ebp ; \ |
|
movl RELOC(nox_flag),%ebp ; \ |
|
1: movl %ebp,(PDE_SIZE-4)(%ebx) ; /* upper 32 bits: NX */ \ |
|
movl %eax,(%ebx) ; /* store phys addr */ \ |
|
addl $PDE_SIZE,%ebx ; /* next PTE/PDE */ \ |
|
addl $PAGE_SIZE,%eax ; /* next phys page */ \ |
|
loop 1b ; \ |
|
popl %ebp ; \ |
|
2: ; |
|
|
|
/* |
|
* fillkpt_blank - Fill in a kernel page table with blank entries |
|
* ebx = page table address |
|
* ecx = number of pages to map |
|
*/ |
|
#define fillkpt_blank \ |
|
cmpl $0,%ecx ; /* zero-sized? */ \ |
|
je 2f ; \ |
|
1: movl $0,(PDE_SIZE-4)(%ebx) ; /* upper 32 bits: 0 */ \ |
|
movl $0,(%ebx) ; /* lower 32 bits: 0 */ \ |
|
addl $PDE_SIZE,%ebx ; /* next PTE/PDE */ \ |
|
loop 1b ; \ |
|
2: ; |
|
|
|
/* |
|
* killkpt - Destroy a kernel page table |
|
* ebx = page table address |
|
* ecx = number of pages to destroy |
|
*/ |
|
#define killkpt \ |
|
1: movl $0,(PDE_SIZE-4)(%ebx) ; /* upper bits (for PAE) */ \ |
|
movl $0,(%ebx) ; \ |
|
addl $PDE_SIZE,%ebx ; \ |
|
loop 1b ; |
|
|
|
|
|
#ifdef XEN |
|
/* |
|
* Xen guest identifier and loader selection |
|
*/ |
|
.section __xen_guest |
|
.ascii "GUEST_OS=netbsd,GUEST_VER=3.0,XEN_VER=xen-3.0" |
|
.ascii ",VIRT_BASE=0xc0000000" /* KERNBASE */ |
|
.ascii ",ELF_PADDR_OFFSET=0xc0000000" /* KERNBASE */ |
|
.ascii ",VIRT_ENTRY=0xc0100000" /* KERNTEXTOFF */ |
|
.ascii ",HYPERCALL_PAGE=0x00000101" |
|
/* (???+HYPERCALL_PAGE_OFFSET)/PAGE_SIZE) */ |
|
#ifdef PAE |
|
.ascii ",PAE=yes[extended-cr3]" |
|
#endif |
|
.ascii ",LOADER=generic" |
|
#if (NKSYMS || defined(DDB) || defined(MODULAR)) && !defined(makeoptions_COPY_SYMTAB) |
|
.ascii ",BSD_SYMTAB=yes" |
|
#endif |
|
.byte 0 |
|
#endif /* XEN */ |
|
|
/* |
/* |
* Initialization |
* Initialization |
*/ |
*/ |
.data |
.data |
|
|
.globl _C_LABEL(cpu) |
.globl _C_LABEL(tablesize) |
|
.globl _C_LABEL(nox_flag) |
|
.globl _C_LABEL(cputype) |
|
.globl _C_LABEL(cpuid_level) |
.globl _C_LABEL(esym) |
.globl _C_LABEL(esym) |
|
.globl _C_LABEL(eblob) |
.globl _C_LABEL(atdevbase) |
.globl _C_LABEL(atdevbase) |
.globl _C_LABEL(proc0uarea),_C_LABEL(PDPpaddr) |
.globl _C_LABEL(PDPpaddr) |
|
.globl _C_LABEL(lwp0uarea) |
.globl _C_LABEL(gdt) |
.globl _C_LABEL(gdt) |
.globl _C_LABEL(idt) |
.globl _C_LABEL(idt) |
.globl _C_LABEL(lapic_tpr) |
|
|
|
#if NLAPIC > 0 |
.type _C_LABEL(tablesize), @object |
#ifdef __ELF__ |
_C_LABEL(tablesize): .long 0 |
.align PAGE_SIZE |
END(tablesize) |
#else |
.type _C_LABEL(nox_flag), @object |
.align 12 |
LABEL(nox_flag) .long 0 /* 32bit NOX flag, set if supported */ |
#endif |
END(nox_flag) |
.globl _C_LABEL(local_apic), _C_LABEL(lapic_id) |
.type _C_LABEL(cputype), @object |
_C_LABEL(local_apic): |
LABEL(cputype) .long 0 /* are we 80486, Pentium, or.. */ |
.space LAPIC_ID |
END(cputype) |
_C_LABEL(lapic_id): |
.type _C_LABEL(cpuid_level), @object |
.long 0x00000000 |
LABEL(cpuid_level) .long -1 /* max. level accepted by cpuid instr */ |
.space LAPIC_TPRI-(LAPIC_ID+4) |
END(cpuid_level) |
_C_LABEL(lapic_tpr): |
.type _C_LABEL(atdevbase), @object |
.space LAPIC_PPRI-LAPIC_TPRI |
LABEL(atdevbase) .long 0 /* location of start of iomem in virt */ |
_C_LABEL(lapic_ppr): |
END(atdevbase) |
.space LAPIC_ISR-LAPIC_PPRI |
.type _C_LABEL(lwp0uarea), @object |
_C_LABEL(lapic_isr): |
LABEL(lwp0uarea) .long 0 |
.space PAGE_SIZE-LAPIC_ISR |
END(lwp0uarea) |
#else |
.type _C_LABEL(PDPpaddr), @object |
_C_LABEL(lapic_tpr): |
LABEL(PDPpaddr) .long 0 /* paddr of PDP, for libkvm */ |
.long 0 |
END(PDPpaddr) |
#endif |
|
|
/* Space for the temporary stack */ |
_C_LABEL(cpu): .long 0 # are we 80486, Pentium, or.. |
.size tmpstk, tmpstk - . |
_C_LABEL(atdevbase): .long 0 # location of start of iomem in virtual |
.space 512 |
_C_LABEL(proc0uarea): .long 0 |
|
_C_LABEL(PDPpaddr): .long 0 # paddr of PDP, for libkvm |
|
|
|
.space 512 |
|
tmpstk: |
tmpstk: |
|
#ifdef XEN |
|
.align PAGE_SIZE, 0x0 /* Align on page boundary */ |
#define _RELOC(x) ((x) - KERNBASE) |
LABEL(tmpgdt) |
#define RELOC(x) _RELOC(_C_LABEL(x)) |
.space PAGE_SIZE /* Xen expects a page */ |
|
END(tmpgdt) |
|
#endif /* XEN */ |
|
|
.text |
.text |
.globl _C_LABEL(kernel_text) |
.globl _C_LABEL(kernel_text) |
.set _C_LABEL(kernel_text),KERNTEXTOFF |
.set _C_LABEL(kernel_text),KERNTEXTOFF |
|
|
.globl start |
ENTRY(start) |
start: movw $0x1234,0x472 # warm boot |
#ifndef XEN |
|
|
|
/* Warm boot */ |
|
movw $0x1234,0x472 |
|
|
#if defined(MULTIBOOT) |
#if defined(MULTIBOOT) |
jmp 1f |
jmp 1f |
Line 172 _C_LABEL(Multiboot_Header): |
|
Line 341 _C_LABEL(Multiboot_Header): |
|
jne 1f |
jne 1f |
|
|
/* |
/* |
* Indeed, a multiboot-compliant boot loader executed us. We copy |
* Indeed, a multiboot-compliant boot loader executed us. We switch |
* the received Multiboot information structure into kernel's data |
* to the temporary stack, and copy the received Multiboot information |
* space to process it later -- after we are relocated. It will |
* structure into kernel's data space to process it later -- after we |
* be safer to run complex C code than doing it at this point. |
* are relocated. It will be safer to run complex C code than doing it |
|
* at this point. |
*/ |
*/ |
pushl %ebx # Address of Multiboot information |
movl $_RELOC(tmpstk),%esp |
|
pushl %ebx /* Address of Multiboot information */ |
call _C_LABEL(multiboot_pre_reloc) |
call _C_LABEL(multiboot_pre_reloc) |
addl $4,%esp |
addl $4,%esp |
jmp 2f |
jmp 2f |
Line 186 _C_LABEL(Multiboot_Header): |
|
Line 357 _C_LABEL(Multiboot_Header): |
|
1: |
1: |
/* |
/* |
* At this point, we know that a NetBSD-specific boot loader |
* At this point, we know that a NetBSD-specific boot loader |
* booted this kernel. The stack carries the following parameters: |
* booted this kernel. |
* (boothowto, [bootdev], bootinfo, esym, biosextmem, biosbasemem), |
* |
* 4 bytes each. |
* Load parameters from the stack (32 bits): |
|
* boothowto, [bootdev], bootinfo, esym, biosextmem, biosbasemem |
|
* We are not interested in 'bootdev'. |
*/ |
*/ |
addl $4,%esp # Discard return address to boot loader |
|
|
addl $4,%esp /* Discard return address to boot loader */ |
call _C_LABEL(native_loader) |
call _C_LABEL(native_loader) |
addl $24,%esp |
addl $24,%esp |
|
|
Line 203 _C_LABEL(Multiboot_Header): |
|
Line 377 _C_LABEL(Multiboot_Header): |
|
xorl %eax,%eax |
xorl %eax,%eax |
movw %ax,%fs |
movw %ax,%fs |
movw %ax,%gs |
movw %ax,%gs |
decl %eax |
|
movl %eax,RELOC(cpu_info_primary)+CPU_INFO_LEVEL |
|
|
|
/* Find out our CPU type. */ |
/* Find out our CPU type. */ |
|
|
|
|
* Don't try cpuid, as Nx586s reportedly don't support the |
* Don't try cpuid, as Nx586s reportedly don't support the |
* PSL_ID bit. |
* PSL_ID bit. |
*/ |
*/ |
movl $CPU_NX586,RELOC(cpu) |
movl $CPU_NX586,RELOC(cputype) |
jmp 2f |
jmp 2f |
|
|
is386: |
is386: |
movl $CPU_386,RELOC(cpu) |
movl $CPU_386,RELOC(cputype) |
jmp 2f |
jmp 2f |
|
|
try486: /* Try to toggle identification flag; does not exist on early 486s. */ |
try486: /* Try to toggle identification flag; does not exist on early 486s. */ |
Line 264 try486: /* Try to toggle identification |
|
Line 436 try486: /* Try to toggle identification |
|
|
|
testl %eax,%eax |
testl %eax,%eax |
jnz try586 |
jnz try586 |
is486: movl $CPU_486,RELOC(cpu) |
is486: movl $CPU_486,RELOC(cputype) |
/* |
/* |
* Check Cyrix CPU |
* Check Cyrix CPU |
* Cyrix CPUs do not change the undefined flags following |
* Cyrix CPUs do not change the undefined flags following |
Line 282 is486: movl $CPU_486,RELOC(cpu) |
|
Line 454 is486: movl $CPU_486,RELOC(cpu) |
|
popfl |
popfl |
jmp 2f |
jmp 2f |
trycyrix486: |
trycyrix486: |
movl $CPU_6x86,RELOC(cpu) # set CPU type |
movl $CPU_6x86,RELOC(cputype) /* set CPU type */ |
/* |
/* |
* Check for Cyrix 486 CPU by seeing if the flags change during a |
* Check for Cyrix 486 CPU by seeing if the flags change during a |
* divide. This is documented in the Cx486SLC/e SMM Programmer's |
* divide. This is documented in the Cx486SLC/e SMM Programmer's |
* Guide. |
* Guide. |
*/ |
*/ |
xorl %edx,%edx |
xorl %edx,%edx |
cmpl %edx,%edx # set flags to known state |
cmpl %edx,%edx /* set flags to known state */ |
pushfl |
pushfl |
popl %ecx # store flags in ecx |
popl %ecx /* store flags in ecx */ |
movl $-1,%eax |
movl $-1,%eax |
movl $4,%ebx |
movl $4,%ebx |
divl %ebx # do a long division |
divl %ebx /* do a long division */ |
pushfl |
pushfl |
popl %eax |
popl %eax |
xorl %ecx,%eax # are the flags different? |
xorl %ecx,%eax /* are the flags different? */ |
testl $0x8d5,%eax # only check C|PF|AF|Z|N|V |
testl $0x8d5,%eax /* only check C|PF|AF|Z|N|V */ |
jne 2f # yes; must be Cyrix 6x86 CPU |
jne 2f /* yes; must be Cyrix 6x86 CPU */ |
movl $CPU_486DLC,RELOC(cpu) # set CPU type |
movl $CPU_486DLC,RELOC(cputype) /* set CPU type */ |
|
|
#ifndef CYRIX_CACHE_WORKS |
#ifndef CYRIX_CACHE_WORKS |
/* Disable caching of the ISA hole only. */ |
/* Disable caching of the ISA hole only. */ |
invd |
invd |
movb $CCR0,%al # Configuration Register index (CCR0) |
movb $CCR0,%al /* Configuration Register index (CCR0) */ |
outb %al,$0x22 |
outb %al,$0x22 |
inb $0x23,%al |
inb $0x23,%al |
orb $(CCR0_NC1|CCR0_BARB),%al |
orb $(CCR0_NC1|CCR0_BARB),%al |
|
|
invd |
invd |
#else /* CYRIX_CACHE_WORKS */ |
#else /* CYRIX_CACHE_WORKS */ |
/* Set cache parameters */ |
/* Set cache parameters */ |
invd # Start with guaranteed clean cache |
invd /* Start with guaranteed clean cache */ |
movb $CCR0,%al # Configuration Register index (CCR0) |
movb $CCR0,%al /* Configuration Register index (CCR0) */ |
outb %al,$0x22 |
outb %al,$0x22 |
inb $0x23,%al |
inb $0x23,%al |
andb $~CCR0_NC0,%al |
andb $~CCR0_NC0,%al |
|
|
try586: /* Use the `cpuid' instruction. */ |
try586: /* Use the `cpuid' instruction. */ |
xorl %eax,%eax |
xorl %eax,%eax |
cpuid |
cpuid |
movl %eax,RELOC(cpu_info_primary)+CPU_INFO_LEVEL |
movl %eax,RELOC(cpuid_level) |
|
|
|
/* |
|
* Retrieve the NX/XD flag. We use the 32bit version of PG_NX. |
|
*/ |
|
movl $0x80000001,%eax |
|
cpuid |
|
andl $CPUID_NOX,%edx |
|
jz no_NOX |
|
movl $PG_NX32,RELOC(nox_flag) |
|
no_NOX: |
|
|
2: |
2: |
/* |
/* |
Line 376 try586: /* Use the `cpuid' instruction. |
|
Line 558 try586: /* Use the `cpuid' instruction. |
|
* The boot program should check: |
* The boot program should check: |
* text+data <= &stack_variable - more_space_for_stack |
* text+data <= &stack_variable - more_space_for_stack |
* text+data+bss+pad+space_for_page_tables <= end_of_memory |
* text+data+bss+pad+space_for_page_tables <= end_of_memory |
* Oops, the gdt is in the carcass of the boot program so clearing |
* |
|
* XXX: the gdt is in the carcass of the boot program so clearing |
* the rest of memory is still not possible. |
* the rest of memory is still not possible. |
*/ |
*/ |
movl $_RELOC(tmpstk),%esp # bootstrap stack end location |
movl $_RELOC(tmpstk),%esp |
|
|
/* |
/* |
* Virtual address space of kernel: |
* There are two different layouts possible, depending on whether PAE is |
|
* enabled or not. |
|
* |
|
* If PAE is not enabled, there are two levels of pages: PD -> PT. They will |
|
* be referred to as: L2 -> L1. L2 is 1 page long. The BOOTSTRAP TABLES have |
|
* the following layout: |
|
* +-----+------------+----+ |
|
* | L2 -> PROC0 STK -> L1 | |
|
* +-----+------------+----+ |
|
* |
|
* If PAE is enabled, there are three levels of pages: PDP -> PD -> PT. They |
|
* will be referred to as: L3 -> L2 -> L1. L3 is 1 page long, L2 is 4 page |
|
* long. The BOOTSTRAP TABLES have the following layout: |
|
* +-----+-----+------------+----+ |
|
* | L3 -> L2 -> PROC0 STK -> L1 | |
|
* +-----+-----+------------+----+ |
|
* |
|
* Virtual address space of the kernel in both cases: |
|
* +------+--------+------+-----+--------+---------------------+----------- |
|
* | TEXT | RODATA | DATA | BSS | [SYMS] | [PRELOADED MODULES] | BOOTSTRAP |
|
* +------+--------+------+-----+--------+---------------------+----------- |
|
* (1) (2) (3) |
|
* |
|
* -------+-------------+ |
|
* TABLES | ISA I/O MEM | |
|
* -------+-------------+ |
|
* (4) |
* |
* |
* text | data | bss | [syms] | page dir | proc0 kstack |
* PROC0 STK is obviously not linked as a page level. It just happens to be |
* 0 1 2 3 |
* caught between L2 and L1. |
|
* |
|
* Important note: the kernel segments are properly 4k-aligned |
|
* (see kern.ldscript), so there's no need to enforce alignment. |
*/ |
*/ |
#define PROC0PDIR ((0) * PAGE_SIZE) |
|
#define PROC0STACK ((1) * PAGE_SIZE) |
|
#define SYSMAP ((1+UPAGES) * PAGE_SIZE) |
|
#define TABLESIZE ((1+UPAGES) * PAGE_SIZE) /* + nkpde * PAGE_SIZE */ |
|
|
|
/* Find end of kernel image. */ |
/* Find end of kernel image; brings us on (1). */ |
movl $RELOC(end),%edi |
movl $RELOC(__kernel_end),%edi |
#if (NKSYMS || defined(DDB) || defined(LKM)) && !defined(SYMTAB_SPACE) |
|
/* Save the symbols (if loaded). */ |
#if (NKSYMS || defined(DDB) || defined(MODULAR)) && !defined(makeoptions_COPY_SYMTAB) |
|
/* Save the symbols (if loaded); brinds us on (2). */ |
movl RELOC(esym),%eax |
movl RELOC(esym),%eax |
testl %eax,%eax |
testl %eax,%eax |
jz 1f |
jz 1f |
Line 404 try586: /* Use the `cpuid' instruction. |
|
Line 613 try586: /* Use the `cpuid' instruction. |
|
1: |
1: |
#endif |
#endif |
|
|
/* Calculate where to start the bootstrap tables. */ |
/* Skip over any modules/blobs; brings us on (3). */ |
movl %edi,%esi # edi = esym ? esym : end |
movl RELOC(eblob),%eax |
addl $PGOFSET,%esi # page align up |
testl %eax,%eax |
|
jz 1f |
|
subl $KERNBASE,%eax |
|
movl %eax,%edi |
|
1: |
|
|
|
/* We are on (3). Align up for BOOTSTRAP TABLES. */ |
|
movl %edi,%esi |
|
addl $PGOFSET,%esi |
andl $~PGOFSET,%esi |
andl $~PGOFSET,%esi |
|
|
/* |
/* nkptp[1] = (esi + ~L2_FRAME) >> L2_SHIFT + 1; */ |
* Calculate the size of the kernel page table directory, and |
movl %esi,%eax |
* how many entries it will have. Adjust nkpde to the actual |
addl $~L2_FRAME,%eax |
* kernel size automatically. Account for the bootstrap tables, |
shrl $L2_SHIFT,%eax |
* round up, and add an extra 4MB. |
incl %eax /* one more PTP for VAs stolen by bootstrap */ |
*/ |
1: movl %eax,RELOC(nkptp)+1*4 |
leal TABLESIZE+NBPD+PDOFSET(%edi),%eax |
|
shrl $PDSHIFT,%eax |
/* tablesize = (PDP_SIZE + UPAGES + nkptp[1]) << PGSHIFT; */ |
movl RELOC(nkpde),%ecx # get nkpde |
addl $(PDP_SIZE+UPAGES),%eax |
cmpl %ecx,%eax |
#ifdef PAE |
jb 1f |
incl %eax /* one more page for L3 */ |
movl %eax,%ecx |
shll $PGSHIFT+1,%eax /* PTP tables are twice larger with PAE */ |
1: cmpl $NKPTP_MIN,%ecx # larger than min? |
#else |
jge 1f |
shll $PGSHIFT,%eax |
movl $NKPTP_MIN,%ecx # set at min |
#endif |
jmp 2f |
movl %eax,RELOC(tablesize) |
1: cmpl $NKPTP_MAX,%ecx # larger than max? |
|
jle 2f |
/* Ensure that nkptp[1] covers BOOTSTRAP TABLES, ie: |
movl $NKPTP_MAX,%ecx |
* (esi + tablesize) >> L2_SHIFT + 1 < nkptp[1] */ |
2: movl %ecx,RELOC(nkpde) |
addl %esi,%eax |
|
addl $~L2_FRAME,%eax |
/* Clear memory for bootstrap tables. */ |
shrl $L2_SHIFT,%eax |
shll $PGSHIFT,%ecx |
incl %eax |
addl $TABLESIZE,%ecx |
cmpl %eax,RELOC(nkptp)+1*4 |
addl %esi,%ecx # end of tables |
jnz 1b |
subl %edi,%ecx # size of tables |
|
shrl $2,%ecx |
/* Now, zero out the BOOTSTRAP TABLES (before filling them in). */ |
|
movl %esi,%edi |
xorl %eax,%eax |
xorl %eax,%eax |
cld |
cld |
|
movl RELOC(tablesize),%ecx |
|
shrl $2,%ecx |
rep |
rep |
stosl |
stosl /* copy eax -> edi */ |
|
|
/* |
|
* fillkpt |
|
* eax = pte (page frame | control | status) |
|
* ebx = page table address |
|
* ecx = number of pages to map |
|
*/ |
|
#define fillkpt \ |
|
1: movl %eax,(%ebx) ; \ |
|
addl $PAGE_SIZE,%eax ; /* increment physical address */ \ |
|
addl $4,%ebx ; /* next pte */ \ |
|
loop 1b ; |
|
|
|
/* |
/* |
* Build initial page tables. |
* Build the page tables and levels. We go from L1 to L2/L3, and link the levels |
|
* together. Note: RELOC computes &addr - KERNBASE in 32 bits; the value can't |
|
* be > 4G, or we can't deal with it anyway, since we are in 32bit mode. |
*/ |
*/ |
/* Calculate end of text segment, rounded to a page. */ |
/* |
leal (RELOC(etext)+PGOFSET),%edx |
* Build L1. |
andl $~PGOFSET,%edx |
*/ |
|
leal (PROC0_PTP1_OFF)(%esi),%ebx |
|
|
/* Skip over the first 1MB. */ |
/* Skip the area below the kernel text. */ |
movl $_RELOC(KERNTEXTOFF),%eax |
movl $(KERNTEXTOFF - KERNBASE),%ecx |
movl %eax,%ecx |
|
shrl $PGSHIFT,%ecx |
shrl $PGSHIFT,%ecx |
leal (SYSMAP)(%esi,%ecx,4),%ebx |
fillkpt_blank |
|
|
/* Map the kernel text read-only. */ |
/* Map the kernel text RX. */ |
movl %edx,%ecx |
movl $(KERNTEXTOFF - KERNBASE),%eax /* start of TEXT */ |
|
movl $RELOC(__rodata_start),%ecx |
subl %eax,%ecx |
subl %eax,%ecx |
shrl $PGSHIFT,%ecx |
shrl $PGSHIFT,%ecx |
orl $(PG_V|PG_KR),%eax |
orl $(PG_V|PG_KR),%eax |
fillkpt |
fillkpt |
|
|
/* Map the data, BSS, and bootstrap tables read-write. */ |
/* Map the kernel rodata R. */ |
leal (PG_V|PG_KW)(%edx),%eax |
movl $RELOC(__rodata_start),%eax |
movl RELOC(nkpde),%ecx |
movl $RELOC(__data_start),%ecx |
shll $PGSHIFT,%ecx |
subl %eax,%ecx |
addl $TABLESIZE,%ecx |
|
addl %esi,%ecx # end of tables |
|
subl %edx,%ecx # subtract end of text |
|
shrl $PGSHIFT,%ecx |
shrl $PGSHIFT,%ecx |
fillkpt |
orl $(PG_V|PG_KR),%eax |
|
fillkpt_nox |
|
|
|
/* Map the kernel data+bss RW. */ |
|
movl $RELOC(__data_start),%eax |
|
movl $RELOC(__kernel_end),%ecx |
|
subl %eax,%ecx |
|
shrl $PGSHIFT,%ecx |
|
orl $(PG_V|PG_KW),%eax |
|
fillkpt_nox |
|
|
/* Map ISA I/O memory. */ |
/* Map [SYMS]+[PRELOADED MODULES] RW. */ |
movl $(IOM_BEGIN|PG_V|PG_KW/*|PG_N*/),%eax # having these bits set |
movl $RELOC(__kernel_end),%eax |
movl $(IOM_SIZE>>PGSHIFT),%ecx # for this many pte s, |
movl %esi,%ecx /* start of BOOTSTRAP TABLES */ |
|
subl %eax,%ecx |
|
shrl $PGSHIFT,%ecx |
|
orl $(PG_V|PG_KW),%eax |
|
fillkpt_nox |
|
|
|
/* Map the BOOTSTRAP TABLES RW. */ |
|
movl %esi,%eax /* start of BOOTSTRAP TABLES */ |
|
movl RELOC(tablesize),%ecx /* length of BOOTSTRAP TABLES */ |
|
shrl $PGSHIFT,%ecx |
|
orl $(PG_V|PG_KW),%eax |
|
fillkpt_nox |
|
|
|
/* We are on (4). Map ISA I/O MEM RW. */ |
|
movl $IOM_BEGIN,%eax |
|
movl $IOM_SIZE,%ecx /* size of ISA I/O MEM */ |
|
shrl $PGSHIFT,%ecx |
|
orl $(PG_V|PG_KW/*|PG_N*/),%eax |
|
fillkpt_nox |
|
|
|
/* |
|
* Build L2 for identity mapping. Linked to L1. |
|
*/ |
|
leal (PROC0_PDIR_OFF)(%esi),%ebx |
|
leal (PROC0_PTP1_OFF)(%esi),%eax |
|
orl $(PG_V|PG_KW),%eax |
|
movl RELOC(nkptp)+1*4,%ecx |
fillkpt |
fillkpt |
|
|
/* |
/* Set up L2 entries for actual kernel mapping */ |
* Construct a page table directory. |
leal (PROC0_PDIR_OFF + L2_SLOT_KERNBASE * PDE_SIZE)(%esi),%ebx |
*/ |
leal (PROC0_PTP1_OFF)(%esi),%eax |
/* Install PDEs for temporary double map of kernel. */ |
orl $(PG_V|PG_KW),%eax |
movl RELOC(nkpde),%ecx # for this many pde s, |
movl RELOC(nkptp)+1*4,%ecx |
leal (PROC0PDIR+0*4)(%esi),%ebx # which is where temp maps! |
|
leal (SYSMAP+PG_V|PG_KW)(%esi),%eax # pte for KPT in proc 0, |
|
fillkpt |
fillkpt |
|
|
/* Map kernel PDEs. */ |
/* Install recursive top level PDE */ |
movl RELOC(nkpde),%ecx # for this many pde s, |
leal (PROC0_PDIR_OFF + PDIR_SLOT_PTE * PDE_SIZE)(%esi),%ebx |
leal (PROC0PDIR+PDSLOT_KERN*4)(%esi),%ebx # kernel pde offset |
leal (PROC0_PDIR_OFF)(%esi),%eax |
leal (SYSMAP+PG_V|PG_KW)(%esi),%eax # pte for KPT in proc 0, |
orl $(PG_V|PG_KW),%eax |
|
movl $PDP_SIZE,%ecx |
|
fillkpt_nox |
|
|
|
#ifdef PAE |
|
/* |
|
* Build L3. Linked to L2. |
|
*/ |
|
leal (PROC0_L3_OFF)(%esi),%ebx |
|
leal (PROC0_PDIR_OFF)(%esi),%eax |
|
orl $(PG_V),%eax |
|
movl $PDP_SIZE,%ecx |
fillkpt |
fillkpt |
|
|
/* Install a PDE recursively mapping page directory as a page table! */ |
/* Enable PAE mode */ |
leal (PROC0PDIR+PG_V|PG_KW)(%esi),%eax # pte for ptd |
movl %cr4,%eax |
movl %eax,(PROC0PDIR+PDSLOT_PTE*4)(%esi) # recursive PD slot |
orl $CR4_PAE,%eax |
|
movl %eax,%cr4 |
/* Save phys. addr of PDP, for libkvm. */ |
#endif |
movl %esi,RELOC(PDPpaddr) |
|
|
/* Save physical address of L2. */ |
/* Load base of page directory and enable mapping. */ |
leal (PROC0_PDIR_OFF)(%esi),%eax |
movl %esi,%eax # phys address of ptd in proc 0 |
movl %eax,RELOC(PDPpaddr) |
movl %eax,%cr3 # load ptd addr into mmu |
|
movl %cr0,%eax # get control word |
/* |
# enable paging & NPX emulation |
* Startup checklist: |
orl $(CR0_PE|CR0_PG|CR0_NE|CR0_TS|CR0_EM|CR0_MP),%eax |
* 1. Load %cr3 with pointer to L2 (or L3 for PAE). |
movl %eax,%cr0 # and let's page NOW! |
*/ |
|
movl %esi,%eax |
|
movl %eax,%cr3 |
|
|
|
/* |
|
* 2. Set NOX in EFER, if available. |
|
*/ |
|
movl RELOC(nox_flag),%ebx |
|
cmpl $0,%ebx |
|
je skip_NOX |
|
movl $MSR_EFER,%ecx |
|
rdmsr |
|
xorl %eax,%eax |
|
orl $(EFER_NXE),%eax |
|
wrmsr |
|
skip_NOX: |
|
|
|
/* |
|
* 3. Enable paging and the rest of it. |
|
*/ |
|
movl %cr0,%eax |
|
orl $(CR0_PE|CR0_PG|CR0_NE|CR0_TS|CR0_MP|CR0_WP|CR0_AM),%eax |
|
movl %eax,%cr0 |
|
|
pushl $begin # jump to high mem |
pushl $begin /* jump to high mem */ |
ret |
ret |
|
|
begin: |
begin: |
/* Now running relocated at KERNBASE. Remove double mapping. */ |
/* |
movl _C_LABEL(nkpde),%ecx # for this many pde s, |
* We have arrived. There's no need anymore for the identity mapping in |
leal (PROC0PDIR+0*4)(%esi),%ebx # which is where temp maps! |
* low memory, remove it. |
addl $(KERNBASE), %ebx # now use relocated address |
*/ |
1: movl $0,(%ebx) |
movl _C_LABEL(nkptp)+1*4,%ecx |
addl $4,%ebx # next pde |
leal (PROC0_PDIR_OFF)(%esi),%ebx /* old, phys address of PDIR */ |
loop 1b |
addl $(KERNBASE), %ebx /* new, virt address of PDIR */ |
|
killkpt |
|
|
/* Relocate atdevbase. */ |
/* Relocate atdevbase. */ |
movl _C_LABEL(nkpde),%edx |
movl $KERNBASE,%edx |
shll $PGSHIFT,%edx |
addl _C_LABEL(tablesize),%edx |
addl $(TABLESIZE+KERNBASE),%edx |
|
addl %esi,%edx |
addl %esi,%edx |
movl %edx,_C_LABEL(atdevbase) |
movl %edx,_C_LABEL(atdevbase) |
|
|
/* Set up bootstrap stack. */ |
/* Set up bootstrap stack. */ |
leal (PROC0STACK+KERNBASE)(%esi),%eax |
leal (PROC0_STK_OFF+KERNBASE)(%esi),%eax |
movl %eax,_C_LABEL(proc0uarea) |
movl %eax,_C_LABEL(lwp0uarea) |
leal (KSTACK_SIZE-FRAMESIZE)(%eax),%esp |
leal (USPACE-FRAMESIZE)(%eax),%esp |
movl %esi,(KSTACK_SIZE+PCB_CR3)(%eax) # pcb->pcb_cr3 |
movl %esi,PCB_CR3(%eax) /* pcb->pcb_cr3 */ |
xorl %ebp,%ebp # mark end of frames |
xorl %ebp,%ebp /* mark end of frames */ |
|
|
#if defined(MULTIBOOT) |
#if defined(MULTIBOOT) |
/* It is now safe to parse the Multiboot information structure |
/* It is now safe to parse the Multiboot information structure |
|
|
call _C_LABEL(multiboot_post_reloc) |
call _C_LABEL(multiboot_post_reloc) |
#endif |
#endif |
|
|
subl $NGDT*8, %esp # space for temporary gdt |
subl $NGDT*8, %esp /* space for temporary gdt */ |
pushl %esp |
pushl %esp |
call _C_LABEL(initgdt) |
call _C_LABEL(initgdt) |
addl $4,%esp |
addl $4,%esp |
|
|
movl _C_LABEL(nkpde),%eax |
movl _C_LABEL(tablesize),%eax |
shll $PGSHIFT,%eax |
addl %esi,%eax /* skip past stack and page tables */ |
addl $TABLESIZE,%eax |
|
addl %esi,%eax # skip past stack and page tables |
|
|
|
|
#ifdef PAE |
|
pushl $0 /* init386() expects a 64 bits paddr_t with PAE */ |
|
#endif |
pushl %eax |
pushl %eax |
call _C_LABEL(init386) # wire 386 chip for unix operation |
call _C_LABEL(init_bootspace) |
addl $4+NGDT*8,%esp # pop temporary gdt |
call _C_LABEL(init386) |
|
addl $PDE_SIZE,%esp /* pop paddr_t */ |
|
addl $NGDT*8,%esp /* pop temporary gdt */ |
|
|
|
call _C_LABEL(main) |
|
#else /* XEN */ |
|
/* First, reset the PSL. */ |
|
pushl $PSL_MBO |
|
popfl |
|
|
|
cld |
|
|
#ifdef SAFARI_FIFO_HACK |
/* |
movb $5,%al |
* Xen info: |
movw $0x37b,%dx |
* - %esp -> stack, *theoretically* the last used page by Xen bootstrap |
outb %al,%dx |
*/ |
movw $0x37f,%dx |
movl %esp,%ebx |
inb %dx,%al |
movl $_RELOC(tmpstk),%esp |
movb %al,%cl |
|
|
/* Clear BSS. */ |
orb $1,%cl |
xorl %eax,%eax |
|
movl $RELOC(__bss_start),%edi |
movb $5,%al |
movl $RELOC(_end),%ecx |
movw $0x37b,%dx |
subl %edi,%ecx |
outb %al,%dx |
rep |
movw $0x37f,%dx |
stosb |
movb %cl,%al |
|
outb %al,%dx |
|
#endif /* SAFARI_FIFO_HACK */ |
|
|
|
|
/* Copy the necessary stuff from start_info structure. */ |
|
/* We need to copy shared_info early, so that sti/cli work */ |
|
movl $RELOC(start_info_union),%edi |
|
movl $128,%ecx |
|
rep |
|
movsl |
|
|
|
/* Clear segment registers. */ |
|
xorl %eax,%eax |
|
movw %ax,%fs |
|
movw %ax,%gs |
|
|
|
xorl %eax,%eax |
|
cpuid |
|
movl %eax,RELOC(cpuid_level) |
|
|
|
/* |
|
* Use a temporary GDT page. We'll re-add it to uvm(9) once we're done |
|
* using it. |
|
*/ |
|
movl $RELOC(tmpgdt),%eax |
|
pushl %eax /* start of temporary gdt */ |
|
call _C_LABEL(initgdt) |
|
addl $4,%esp |
|
|
|
call xen_locore |
|
|
|
/* |
|
* The first VA available is returned by xen_locore in %eax. We |
|
* use it as the UAREA, and set up the stack here. |
|
*/ |
|
movl %eax,%esi |
|
movl %esi,_C_LABEL(lwp0uarea) |
|
leal (USPACE-FRAMESIZE)(%eax),%esp |
|
xorl %ebp,%ebp /* mark end of frames */ |
|
|
|
/* Set first_avail after the DUMMY PAGE (see xen_locore). */ |
|
addl $(USPACE+PAGE_SIZE),%esi |
|
subl $KERNBASE,%esi /* init386 wants a physical address */ |
|
|
|
#ifdef PAE |
|
pushl $0 /* init386() expects a 64 bits paddr_t with PAE */ |
|
#endif |
|
pushl %esi |
|
call _C_LABEL(init_bootspace) |
|
call _C_LABEL(init386) |
|
addl $PDE_SIZE,%esp /* pop paddr_t */ |
call _C_LABEL(main) |
call _C_LABEL(main) |
|
#endif /* XEN */ |
|
END(start) |
|
|
|
#if defined(XEN) |
|
/* space for the hypercall call page */ |
|
#define HYPERCALL_PAGE_OFFSET 0x1000 |
|
.org HYPERCALL_PAGE_OFFSET |
|
ENTRY(hypercall_page) |
|
.skip 0x1000 |
|
END(hypercall_page) |
|
|
|
/* |
|
* void lgdt_finish(void); |
|
* Finish load a new GDT pointer (do any necessary cleanup). |
|
* XXX It's somewhat questionable whether reloading all the segment registers |
|
* is necessary, since the actual descriptor data is not changed except by |
|
* process creation and exit, both of which clean up via task switches. OTOH, |
|
* this only happens at run time when the GDT is resized. |
|
*/ |
|
/* LINTSTUB: Func: void lgdt_finish(void) */ |
|
NENTRY(lgdt_finish) |
|
movl $GSEL(GDATA_SEL, SEL_KPL),%eax |
|
movw %ax,%ds |
|
movw %ax,%es |
|
movw %ax,%gs |
|
movw %ax,%ss |
|
movl $GSEL(GCPU_SEL, SEL_KPL),%eax |
|
movw %ax,%fs |
|
/* Reload code selector by doing intersegment return. */ |
|
popl %eax |
|
pushl $GSEL(GCODE_SEL, SEL_KPL) |
|
pushl %eax |
|
lret |
|
END(lgdt_finish) |
|
|
|
#endif /* XEN */ |
|
|
/* |
/* |
* void lwp_trampoline(void); |
* void lwp_trampoline(void); |
* |
* |
* This is a trampoline function pushed onto the stack of a newly created |
* This is a trampoline function pushed onto the stack of a newly created |
* process in order to do some additional setup. The trampoline is entered by |
* process in order to do some additional setup. The trampoline is entered by |
* cpu_switch()ing to the process, so we abuse the callee-saved registers used |
* cpu_switchto()ing to the process, so we abuse the callee-saved |
* by cpu_switch() to store the information about the stub to call. |
* registers used by cpu_switchto() to store the information about the |
|
* stub to call. |
* NOTE: This function does not have a normal calling sequence! |
* NOTE: This function does not have a normal calling sequence! |
*/ |
*/ |
NENTRY(lwp_trampoline) |
NENTRY(lwp_trampoline) |
pushl %ebp |
movl %ebp,%edi /* for .Lsyscall_checkast */ |
xorl %ebp,%ebp |
xorl %ebp,%ebp |
|
pushl %edi |
pushl %eax |
pushl %eax |
call _C_LABEL(lwp_startup) |
call _C_LABEL(lwp_startup) |
addl $8,%esp |
addl $8,%esp |
pushl %ebx |
pushl %ebx |
call *%esi |
call *%esi |
addl $4,%esp |
addl $4,%esp |
DO_DEFERRED_SWITCH(%eax) |
jmp .Lsyscall_checkast |
INTRFASTEXIT |
|
/* NOTREACHED */ |
/* NOTREACHED */ |
|
END(lwp_trampoline) |
|
|
/* |
/* |
* sigcode() |
* sigcode() |
|
|
* Handler has returned here as if we called it. The sigcontext |
* Handler has returned here as if we called it. The sigcontext |
* is on the stack after the 3 args "we" pushed. |
* is on the stack after the 3 args "we" pushed. |
*/ |
*/ |
leal 12(%esp),%eax # get pointer to sigcontext |
leal 12(%esp),%eax /* get pointer to sigcontext */ |
movl %eax,4(%esp) # put it in the argument slot |
movl %eax,4(%esp) /* put it in the argument slot */ |
# fake return address already there |
/* fake return address already there */ |
movl $SYS_compat_16___sigreturn14,%eax |
movl $SYS_compat_16___sigreturn14,%eax |
int $0x80 # enter kernel with args on stack |
int $0x80 /* enter kernel with args on stack */ |
movl $SYS_exit,%eax |
movl $SYS_exit,%eax |
int $0x80 # exit if sigreturn fails |
int $0x80 /* exit if sigreturn fails */ |
.globl _C_LABEL(esigcode) |
.globl _C_LABEL(esigcode) |
_C_LABEL(esigcode): |
_C_LABEL(esigcode): |
|
END(sigcode) |
/* |
|
* void lgdt(struct region_descriptor *rdp); |
|
* |
|
* Load a new GDT pointer (and do any necessary cleanup). |
|
* XXX It's somewhat questionable whether reloading all the segment registers |
|
* is necessary, since the actual descriptor data is not changed except by |
|
* process creation and exit, both of which clean up via task switches. OTOH, |
|
* this only happens at run time when the GDT is resized. |
|
*/ |
|
NENTRY(lgdt) |
|
/* Reload the descriptor table. */ |
|
movl 4(%esp),%eax |
|
lgdt (%eax) |
|
/* Flush the prefetch queue. */ |
|
jmp 1f |
|
nop |
|
1: /* Reload "stale" selectors. */ |
|
movl $GSEL(GDATA_SEL, SEL_KPL),%eax |
|
movw %ax,%ds |
|
movw %ax,%es |
|
movw %ax,%gs |
|
movw %ax,%ss |
|
movl $GSEL(GCPU_SEL, SEL_KPL),%eax |
|
movw %ax,%fs |
|
/* Reload code selector by doing intersegment return. */ |
|
popl %eax |
|
pushl $GSEL(GCODE_SEL, SEL_KPL) |
|
pushl %eax |
|
lret |
|
|
|
/* |
|
* void x86_flush() |
|
* |
|
* Flush instruction pipelines by doing an intersegment (far) return. |
|
*/ |
|
NENTRY(x86_flush) |
|
popl %eax |
|
pushl $GSEL(GCODE_SEL, SEL_KPL) |
|
pushl %eax |
|
lret |
|
|
|
/* |
/* |
* int setjmp(label_t *) |
* int setjmp(label_t *) |
Line 677 NENTRY(x86_flush) |
|
Line 1004 NENTRY(x86_flush) |
|
*/ |
*/ |
ENTRY(setjmp) |
ENTRY(setjmp) |
movl 4(%esp),%eax |
movl 4(%esp),%eax |
movl %ebx,(%eax) # save ebx |
movl %ebx,(%eax) /* save ebx */ |
movl %esp,4(%eax) # save esp |
movl %esp,4(%eax) /* save esp */ |
movl %ebp,8(%eax) # save ebp |
movl %ebp,8(%eax) /* save ebp */ |
movl %esi,12(%eax) # save esi |
movl %esi,12(%eax) /* save esi */ |
movl %edi,16(%eax) # save edi |
movl %edi,16(%eax) /* save edi */ |
movl (%esp),%edx # get rta |
movl (%esp),%edx /* get rta */ |
movl %edx,20(%eax) # save eip |
movl %edx,20(%eax) /* save eip */ |
xorl %eax,%eax # return 0 |
xorl %eax,%eax /* return 0 */ |
ret |
ret |
|
END(setjmp) |
|
|
/* |
/* |
* int longjmp(label_t *) |
* int longjmp(label_t *) |
|
|
*/ |
*/ |
ENTRY(longjmp) |
ENTRY(longjmp) |
movl 4(%esp),%eax |
movl 4(%esp),%eax |
movl (%eax),%ebx # restore ebx |
movl (%eax),%ebx /* restore ebx */ |
movl 4(%eax),%esp # restore esp |
movl 4(%eax),%esp /* restore esp */ |
movl 8(%eax),%ebp # restore ebp |
movl 8(%eax),%ebp /* restore ebp */ |
movl 12(%eax),%esi # restore esi |
movl 12(%eax),%esi /* restore esi */ |
movl 16(%eax),%edi # restore edi |
movl 16(%eax),%edi /* restore edi */ |
movl 20(%eax),%edx # get rta |
movl 20(%eax),%edx /* get rta */ |
movl %edx,(%esp) # put in return frame |
movl %edx,(%esp) /* put in return frame */ |
movl $1,%eax # return 1 |
movl $1,%eax /* return 1 */ |
ret |
ret |
|
END(longjmp) |
|
|
/* |
/* |
* struct lwp *cpu_switchto(struct lwp *oldlwp, struct newlwp) |
* void dumpsys(void) |
|
* |
|
* Mimic cpu_switchto() for postmortem debugging. |
|
*/ |
|
ENTRY(dumpsys) |
|
pushl %ebx /* set up fake switchframe */ |
|
pushl %esi /* and save context */ |
|
pushl %edi |
|
movl %esp,_C_LABEL(dumppcb)+PCB_ESP |
|
movl %ebp,_C_LABEL(dumppcb)+PCB_EBP |
|
call _C_LABEL(dodumpsys) /* dump! */ |
|
addl $(3*4), %esp /* unwind switchframe */ |
|
ret |
|
END(dumpsys) |
|
|
|
/* |
|
* struct lwp *cpu_switchto(struct lwp *oldlwp, struct lwp *newlwp, |
|
* bool returning) |
* |
* |
* 1. if (oldlwp != NULL), save its context. |
* 1. if (oldlwp != NULL), save its context. |
* 2. then, restore context of newlwp. |
* 2. then, restore context of newlwp. |
Line 719 ENTRY(cpu_switchto) |
|
Line 1065 ENTRY(cpu_switchto) |
|
pushl %esi |
pushl %esi |
pushl %edi |
pushl %edi |
|
|
movl 16(%esp),%esi # oldlwp |
#if defined(DIAGNOSTIC) && !defined(XEN) |
movl 20(%esp),%edi # newlwp |
cmpl $IPL_SCHED,CPUVAR(ILEVEL) |
testl %esi,%esi |
jbe 0f |
jz 1f |
pushl CPUVAR(ILEVEL) |
|
pushl $.Lstr |
|
call _C_LABEL(panic) |
|
addl $8,%esp |
|
.Lstr: .string "cpu_switchto: switching above IPL_SCHED (%d)\0" |
|
0: |
|
#endif |
|
|
|
movl 16(%esp),%esi /* oldlwp */ |
|
movl 20(%esp),%edi /* newlwp */ |
|
movl 24(%esp),%edx /* returning */ |
|
|
|
testl %esi,%esi /* oldlwp = NULL ? */ |
|
jz skip_save |
|
|
/* Save old context. */ |
/* Save old context. */ |
movl L_ADDR(%esi),%eax |
movl L_PCB(%esi),%eax |
movl %esp,PCB_ESP(%eax) |
movl %esp,PCB_ESP(%eax) |
movl %ebp,PCB_EBP(%eax) |
movl %ebp,PCB_EBP(%eax) |
|
skip_save: |
|
|
/* Switch to newlwp's stack. */ |
/* Switch to newlwp's stack. */ |
1: movl L_ADDR(%edi),%ebx |
movl L_PCB(%edi),%ebx |
movl PCB_EBP(%ebx),%ebp |
movl PCB_EBP(%ebx),%ebp |
movl PCB_ESP(%ebx),%esp |
movl PCB_ESP(%ebx),%esp |
|
|
/* Switch TSS. Reset "task busy" flag before loading. */ |
/* |
movl %cr3,%eax |
* Set curlwp. This must be globally visible in order to permit |
movl %eax,PCB_CR3(%ebx) # for TSS gates |
* non-interlocked mutex release. |
movl CPUVAR(GDT),%eax |
*/ |
movl L_MD_TSS_SEL(%edi),%edx |
movl %edi,%ecx |
andl $~0x0200,4(%eax,%edx, 1) |
xchgl %ecx,CPUVAR(CURLWP) |
ltr %dx |
|
|
|
/* Set curlwp. */ |
/* Skip the rest if returning to a pinned LWP. */ |
movl %edi,CPUVAR(CURLWP) |
testl %edx,%edx |
|
jnz switch_return |
|
|
|
/* Switch ring0 stack */ |
|
#ifdef XEN |
|
pushl %edi |
|
call _C_LABEL(i386_switch_context) |
|
addl $4,%esp |
|
#else |
|
movl PCB_ESP0(%ebx),%eax |
|
movl CPUVAR(TSS),%ecx |
|
movl %eax,TSS_ESP0(%ecx) |
|
#endif |
|
|
/* Don't bother with the rest if switching to a system process. */ |
/* Don't bother with the rest if switching to a system process. */ |
testl $LW_SYSTEM,L_FLAG(%edi) |
testl $LW_SYSTEM,L_FLAG(%edi) |
jnz 4f |
jnz switch_return |
|
|
|
#ifndef XEN |
|
/* Restore thread-private %fs/%gs descriptors. */ |
|
movl CPUVAR(GDT),%ecx |
|
movl PCB_FSD(%ebx),%eax |
|
movl PCB_FSD+4(%ebx),%edx |
|
movl %eax,(GUFS_SEL*8)(%ecx) |
|
movl %edx,(GUFS_SEL*8+4)(%ecx) |
|
movl PCB_GSD(%ebx),%eax |
|
movl PCB_GSD+4(%ebx),%edx |
|
movl %eax,(GUGS_SEL*8)(%ecx) |
|
movl %edx,(GUGS_SEL*8+4)(%ecx) |
|
#endif /* !XEN */ |
|
|
|
/* Switch I/O bitmap */ |
|
movl PCB_IOMAP(%ebx),%eax |
|
orl %eax,%eax |
|
jnz .Lcopy_iobitmap |
|
movl CPUVAR(TSS),%eax |
|
movl $(IOMAP_INVALOFF << 16),TSS_IOBASE(%eax) |
|
.Liobitmap_done: |
|
|
/* Is this process using RAS (restartable atomic sequences)? */ |
/* Is this process using RAS (restartable atomic sequences)? */ |
movl L_PROC(%edi),%eax |
movl L_PROC(%edi),%eax |
cmpl $0,P_RASLIST(%eax) |
cmpl $0,P_RASLIST(%eax) |
jne 5f |
je no_RAS |
|
|
|
/* Handle restartable atomic sequences (RAS). */ |
|
movl L_MD_REGS(%edi),%ecx |
|
pushl TF_EIP(%ecx) |
|
pushl %eax |
|
call _C_LABEL(ras_lookup) |
|
addl $8,%esp |
|
cmpl $-1,%eax |
|
je no_RAS |
|
movl L_MD_REGS(%edi),%ecx |
|
movl %eax,TF_EIP(%ecx) |
|
no_RAS: |
|
|
/* |
/* |
* Restore cr0 (including FPU state). Raise the IPL to IPL_IPI. |
* Restore cr0 (including FPU state). Raise the IPL to IPL_HIGH. |
* FPU IPIs can alter the LWP's saved cr0. Dropping the priority |
* FPU IPIs can alter the LWP's saved cr0. Dropping the priority |
* is deferred until mi_switch(), when cpu_switchto() returns. |
* is deferred until mi_switch(), when cpu_switchto() returns. |
*/ |
*/ |
2: movl $IPL_IPI,CPUVAR(ILEVEL) |
#ifdef XEN |
movl PCB_CR0(%ebx),%ecx |
pushl %edi |
|
call _C_LABEL(i386_tls_switch) |
|
addl $4,%esp |
|
#else /* !XEN */ |
|
movl $IPL_HIGH,CPUVAR(ILEVEL) |
|
movl PCB_CR0(%ebx),%ecx /* has CR0_TS clear */ |
movl %cr0,%edx |
movl %cr0,%edx |
|
|
/* |
/* |
* If our floating point registers are on a different CPU, |
* If our floating point registers are on a different CPU, |
* set CR0_TS so we'll trap rather than reuse bogus state. |
* set CR0_TS so we'll trap rather than reuse bogus state. |
*/ |
*/ |
movl PCB_FPCPU(%ebx),%eax |
cmpl CPUVAR(FPCURLWP),%edi |
cmpl CPUVAR(SELF),%eax |
je skip_TS |
je 3f |
|
orl $CR0_TS,%ecx |
orl $CR0_TS,%ecx |
|
skip_TS: |
|
|
/* Reloading CR0 is very expensive - avoid if possible. */ |
/* Reloading CR0 is very expensive - avoid if possible. */ |
3: cmpl %edx,%ecx |
cmpl %edx,%ecx |
je 4f |
je switch_return |
movl %ecx,%cr0 |
movl %ecx,%cr0 |
|
#endif /* !XEN */ |
|
|
|
switch_return: |
/* Return to the new LWP, returning 'oldlwp' in %eax. */ |
/* Return to the new LWP, returning 'oldlwp' in %eax. */ |
4: movl %esi,%eax |
movl %esi,%eax |
popl %edi |
popl %edi |
popl %esi |
popl %esi |
popl %ebx |
popl %ebx |
ret |
ret |
|
|
/* Check for restartable atomic sequences (RAS). */ |
.Lcopy_iobitmap: |
5: movl L_MD_REGS(%edi),%ecx |
/* Copy I/O bitmap. */ |
pushl TF_EIP(%ecx) |
incl _C_LABEL(pmap_iobmp_evcnt)+EV_COUNT |
pushl %eax |
movl $(IOMAPSIZE/4),%ecx |
call _C_LABEL(ras_lookup) |
pushl %esi |
addl $8,%esp |
pushl %edi |
cmpl $-1,%eax |
movl %eax,%esi /* pcb_iomap */ |
je 2b |
movl CPUVAR(TSS),%edi |
movl L_MD_REGS(%edi),%ecx |
leal TSS_IOMAP(%edi),%edi |
movl %eax,TF_EIP(%ecx) |
rep |
jmp 2b |
movsl |
|
popl %edi |
|
popl %esi |
|
movl CPUVAR(TSS),%eax |
|
movl $((TSS_IOMAP - TSS_TSS) << 16),TSS_IOBASE(%eax) |
|
jmp .Liobitmap_done |
|
END(cpu_switchto) |
|
|
/* |
/* |
* void savectx(struct pcb *pcb); |
* void savectx(struct pcb *pcb); |
Line 802 ENTRY(cpu_switchto) |
|
Line 1219 ENTRY(cpu_switchto) |
|
* Update pcb, saving current processor state. |
* Update pcb, saving current processor state. |
*/ |
*/ |
ENTRY(savectx) |
ENTRY(savectx) |
movl 4(%esp),%edx # edx = pcb |
movl 4(%esp),%edx /* edx = pcb */ |
movl %esp,PCB_ESP(%edx) |
movl %esp,PCB_ESP(%edx) |
movl %ebp,PCB_EBP(%edx) |
movl %ebp,PCB_EBP(%edx) |
ret |
ret |
|
END(savectx) |
/* |
|
* osyscall() |
|
* |
|
* Old call gate entry for syscall |
|
*/ |
|
IDTVEC(osyscall) |
|
pushfl # set eflags in trap frame |
|
popl 8(%esp) |
|
pushl $7 # size of instruction for restart |
|
jmp syscall1 |
|
|
|
/* |
/* |
* syscall() |
* syscall() |
Line 824 IDTVEC(osyscall) |
|
Line 1231 IDTVEC(osyscall) |
|
* Trap gate entry for syscall |
* Trap gate entry for syscall |
*/ |
*/ |
IDTVEC(syscall) |
IDTVEC(syscall) |
pushl $2 # size of instruction for restart |
pushl $2 /* size of instruction for restart */ |
syscall1: |
pushl $T_ASTFLT /* trap # for doing ASTs */ |
pushl $T_ASTFLT # trap # for doing ASTs |
|
INTRENTRY |
INTRENTRY |
|
STI(%eax) |
#ifdef DIAGNOSTIC |
#ifdef DIAGNOSTIC |
cmpl $0, CPUVAR(WANT_PMAPLOAD) |
|
jz 1f |
|
pushl $6f |
|
call _C_LABEL(printf) |
|
addl $4, %esp |
|
1: |
|
movl CPUVAR(ILEVEL),%ebx |
movl CPUVAR(ILEVEL),%ebx |
testl %ebx,%ebx |
testl %ebx,%ebx |
jz 1f |
jz 1f |
pushl $5f |
pushl $5f |
call _C_LABEL(printf) |
call _C_LABEL(panic) |
addl $4,%esp |
addl $4,%esp |
#ifdef DDB |
#ifdef DDB |
int $3 |
int $3 |
#endif |
#endif |
1: |
1: |
#endif /* DIAGNOSTIC */ |
#endif /* DIAGNOSTIC */ |
movl CPUVAR(CURLWP),%edx |
addl $1,CPUVAR(NSYSCALL) /* count it atomically */ |
movl %esp,L_MD_REGS(%edx) # save pointer to frame |
adcl $0,CPUVAR(NSYSCALL)+4 /* count it atomically */ |
movl L_PROC(%edx),%edx |
movl CPUVAR(CURLWP),%edi |
|
movl L_PROC(%edi),%edx |
|
movl %esp,L_MD_REGS(%edi) /* save pointer to frame */ |
pushl %esp |
pushl %esp |
call *P_MD_SYSCALL(%edx) # get pointer to syscall() function |
call *P_MD_SYSCALL(%edx) /* get pointer to syscall() function */ |
addl $4,%esp |
addl $4,%esp |
.Lsyscall_checkast: |
.Lsyscall_checkast: |
/* Check for ASTs on exit to user mode. */ |
/* Check for ASTs on exit to user mode. */ |
cli |
CLI(%eax) |
CHECK_ASTPENDING(%eax) |
movl L_MD_ASTPENDING(%edi), %eax |
je 1f |
orl CPUVAR(WANT_PMAPLOAD), %eax |
/* Always returning to user mode here. */ |
|
CLEAR_ASTPENDING(%eax) |
|
sti |
|
/* Pushed T_ASTFLT into tf_trapno on entry. */ |
|
pushl %esp |
|
call _C_LABEL(trap) |
|
addl $4,%esp |
|
jmp .Lsyscall_checkast /* re-check ASTs */ |
|
1: CHECK_DEFERRED_SWITCH(%eax) |
|
jnz 9f |
jnz 9f |
|
#ifdef XEN |
|
STIC(%eax) |
|
jz 14f |
|
call _C_LABEL(stipending) |
|
testl %eax,%eax |
|
jz 14f |
|
/* process pending interrupts */ |
|
CLI(%eax) |
|
movl CPUVAR(ILEVEL), %ebx |
|
movl $.Lsyscall_resume, %esi /* address to resume loop at */ |
|
.Lsyscall_resume: |
|
movl %ebx,%eax /* get cpl */ |
|
movl CPUVAR(IUNMASK)(,%eax,4),%eax |
|
andl CPUVAR(IPENDING),%eax /* any non-masked bits left? */ |
|
jz 17f |
|
bsrl %eax,%eax |
|
btrl %eax,CPUVAR(IPENDING) |
|
movl CPUVAR(ISOURCES)(,%eax,4),%eax |
|
jmp *IS_RESUME(%eax) |
|
17: movl %ebx, CPUVAR(ILEVEL) /* restore cpl */ |
|
jmp .Lsyscall_checkast |
|
14: |
|
#endif /* XEN */ |
#ifndef DIAGNOSTIC |
#ifndef DIAGNOSTIC |
INTRFASTEXIT |
INTRFASTEXIT |
#else /* DIAGNOSTIC */ |
#else /* DIAGNOSTIC */ |
cmpl $IPL_NONE,CPUVAR(ILEVEL) |
cmpl $IPL_NONE,CPUVAR(ILEVEL) |
jne 3f |
jne 3f |
INTRFASTEXIT |
INTRFASTEXIT |
3: sti |
3: STI(%eax) |
pushl $4f |
pushl $4f |
call _C_LABEL(printf) |
call _C_LABEL(panic) |
addl $4,%esp |
addl $4,%esp |
#ifdef DDB |
pushl $IPL_NONE |
int $3 |
call _C_LABEL(spllower) |
#endif /* DDB */ |
addl $4,%esp |
movl $IPL_NONE,CPUVAR(ILEVEL) |
jmp .Lsyscall_checkast |
jmp 2b |
4: .asciz "SPL NOT LOWERED ON SYSCALL EXIT\n" |
4: .asciz "WARNING: SPL NOT LOWERED ON SYSCALL EXIT\n" |
5: .asciz "SPL NOT ZERO ON SYSCALL ENTRY\n" |
5: .asciz "WARNING: SPL NOT ZERO ON SYSCALL ENTRY\n" |
|
6: .asciz "WARNING: WANT PMAPLOAD ON SYSCALL ENTRY\n" |
|
#endif /* DIAGNOSTIC */ |
#endif /* DIAGNOSTIC */ |
9: sti |
9: |
|
cmpl $0, CPUVAR(WANT_PMAPLOAD) |
|
jz 10f |
|
STI(%eax) |
call _C_LABEL(pmap_load) |
call _C_LABEL(pmap_load) |
jmp .Lsyscall_checkast /* re-check ASTs */ |
jmp .Lsyscall_checkast /* re-check ASTs */ |
|
10: |
#if NNPX > 0 |
/* Always returning to user mode here. */ |
/* |
movl $0, L_MD_ASTPENDING(%edi) |
* Special interrupt handlers. Someday intr0-intr15 will be used to count |
STI(%eax) |
* interrupts. We'll still need a special exception 16 handler. The busy |
/* Pushed T_ASTFLT into tf_trapno on entry. */ |
* latch stuff in probintr() can be moved to npxprobe(). |
pushl %esp |
*/ |
call _C_LABEL(trap) |
|
addl $4,%esp |
/* |
jmp .Lsyscall_checkast /* re-check ASTs */ |
* void probeintr(void) |
IDTVEC_END(syscall) |
*/ |
|
NENTRY(probeintr) |
|
ss |
|
incl _C_LABEL(npx_intrs_while_probing) |
|
pushl %eax |
|
movb $0x20,%al # EOI (asm in strings loses cpp features) |
|
outb %al,$0xa0 # IO_ICU2 |
|
outb %al,$0x20 # IO_ICU1 |
|
movb $0,%al |
|
outb %al,$0xf0 # clear BUSY# latch |
|
popl %eax |
|
iret |
|
|
|
/* |
|
* void probetrap(void) |
|
*/ |
|
NENTRY(probetrap) |
|
ss |
|
incl _C_LABEL(npx_traps_while_probing) |
|
fnclex |
|
iret |
|
|
|
/* |
/* |
* int npx586bug1(int a, int b) |
* int npx586bug1(int a, int b) |
|
* Used when checking for the FDIV bug on first generations pentiums. |
|
* Anything 120MHz or above is fine. |
*/ |
*/ |
NENTRY(npx586bug1) |
NENTRY(npx586bug1) |
fildl 4(%esp) # x |
fildl 4(%esp) /* x */ |
fildl 8(%esp) # y |
fildl 8(%esp) /* y */ |
fld %st(1) |
fld %st(1) |
fdiv %st(1),%st # x/y |
fdiv %st(1),%st /* x/y */ |
fmulp %st,%st(1) # (x/y)*y |
fmulp %st,%st(1) /* (x/y)*y */ |
fsubrp %st,%st(1) # x-(x/y)*y |
fsubrp %st,%st(1) /* x-(x/y)*y */ |
pushl $0 |
pushl $0 |
fistpl (%esp) |
fistpl (%esp) |
popl %eax |
popl %eax |
ret |
ret |
#endif /* NNPX > 0 */ |
END(npx586bug1) |
|
|
|
/* |
|
* void sse2_idlezero_page(void *pg) |
|
* |
|
* Zero a page without polluting the cache. Preemption must be |
|
* disabled by the caller. Abort if a preemption is pending. |
|
*/ |
|
ENTRY(sse2_idlezero_page) |
|
pushl %ebp |
|
movl %esp,%ebp |
|
movl 8(%esp), %edx |
|
movl $(PAGE_SIZE/32), %ecx |
|
xorl %eax, %eax |
|
.align 16 |
|
1: |
|
testl $RESCHED_KPREEMPT, CPUVAR(RESCHED) |
|
jnz 2f |
|
movnti %eax, 0(%edx) |
|
movnti %eax, 4(%edx) |
|
movnti %eax, 8(%edx) |
|
movnti %eax, 12(%edx) |
|
movnti %eax, 16(%edx) |
|
movnti %eax, 20(%edx) |
|
movnti %eax, 24(%edx) |
|
movnti %eax, 28(%edx) |
|
addl $32, %edx |
|
decl %ecx |
|
jnz 1b |
|
sfence |
|
incl %eax |
|
pop %ebp |
|
ret |
|
2: |
|
sfence |
|
popl %ebp |
|
ret |
|
END(sse2_idlezero_page) |
|
|
|
ENTRY(intrfastexit) |
|
movw TF_GS(%esp),%gs |
|
movw TF_FS(%esp),%fs |
|
movw TF_ES(%esp),%es |
|
movw TF_DS(%esp),%ds |
|
movl TF_EDI(%esp),%edi |
|
movl TF_ESI(%esp),%esi |
|
movl TF_EBP(%esp),%ebp |
|
movl TF_EBX(%esp),%ebx |
|
movl TF_EDX(%esp),%edx |
|
movl TF_ECX(%esp),%ecx |
|
movl TF_EAX(%esp),%eax |
|
addl $(TF_PUSHSIZE+8),%esp |
|
iret |
|
END(intrfastexit) |
|
|