CVS log for src/sys/arch/arm/zynq/Attic/zynq7000_var.h

Up to [cvs.NetBSD.org] / src / sys / arch / arm / zynq

Request diff between arbitrary revisions

Keyword substitution: kv
Default branch: MAIN

Retire PARALLELLA and ZEDBOARD kernel configs.

The Zynq-7000 port has been converted to Devicetree and is supported
by the GENERIC kernel now.

Sync with HEAD

Sync with head

Provide generic start code that assumes the MMU is off and caches are
disabled as per the linux booting protocol for ARMv6 and ARMv7 boards.
u-boot image type should be changed to 'linux' for correct behaviour.

The new start code builds a minimal "bootstrap" L1PT with cached access
disabled and uses the same table for all processors.  AP startup is
performed in less steps and more code is written in C.

The bootstrap tables and stack are placed into an (orphaned) section
"_init_memory" which is given to uvm when it is no longer used.

Various kernels have been converted to use this code and tested.  Some
boards were provided by TNF. Thanks!

The GENERIC kernel now boots on boards using the TEGRA, SUNXI and EXYNOS
kernels. The GENERIC kernel will also work on RPI2 using u-boot.

Thanks to martin@ and aymeric@ for testing on parallella and nanosoc
respectively

update from HEAD

Pull up following revision(s) (requested by nonaka in ticket #751):
	sys/arch/arm/zynq/zynq_axi.c: revision 1.1
	sys/arch/evbarm/conf/files.zynq: revision 1.1
	sys/arch/arm/zynq/zynq_uart.c: revision 1.1
	sys/arch/evbarm/zynq/genassym.cf: revision 1.1
	sys/arch/evbarm/zynq/zynq_start.S: revision 1.1
	sys/arch/arm/zynq/zynq_slcrreg.h: revision 1.1
	sys/arch/arm/zynq/zynq_usbreg.h: revision 1.1
	sys/arch/arm/zynq/zynq7000_uart.c: revision 1.1
	sys/arch/arm/zynq/zynq7000_sdhc.c: revision 1.1
	sys/arch/arm/zynq/zynq_slcrvar.h: revision 1.1
	sys/arch/arm/zynq/zynq_usbvar.h: revision 1.1
	sys/arch/evbarm/conf/PARALLELLA_INSTALL: revision 1.1
	sys/arch/arm/zynq/zynq_uartreg.h: revision 1.1
	sys/arch/evbarm/zynq/platform.h: revision 1.1
	sys/arch/evbarm/conf/mk.zynq: revision 1.1
	sys/arch/evbarm/conf/files.zedboard: revision 1.1
	sys/arch/arm/zynq/zynq7000_usb.c: revision 1.1
	sys/dev/cadence/if_cemacvar.h: revision 1.1
	sys/arch/arm/zynq/files.zynq: revision 1.1
	sys/arch/arm/zynq/zynq_slcr.c: revision 1.1
	sys/arch/arm/zynq/zynq7000_intr.h: revision 1.1
	sys/arch/arm/conf/majors.arm32: revision 1.36
	sys/arch/arm/zynq/zynq_uartvar.h: revision 1.1
	sys/arch/evbarm/conf/files.parallella: revision 1.1
	sys/arch/arm/zynq/zynq_space.c: revision 1.1
	sys/dev/cadence/if_cemac.c: revision 1.1
	sys/arch/evbarm/conf/PARALLELLA: revision 1.1
	sys/arch/arm/zynq/zynq7000_board.c: revision 1.1
	sys/arch/evbarm/Makefile: revision 1.10
	sys/arch/evbarm/zynq/zynq_machdep.c: revision 1.1
	sys/arch/arm/zynq/zynq7000_reg.h: revision 1.1
	sys/arch/evbarm/conf/ZEDBOARD: revision 1.1
	sys/dev/cadence/cemacreg.h: revision 1.1
	sys/arch/evbarm/conf/std.zynq: revision 1.1
	sys/arch/arm/zynq/zynq_dma.c: revision 1.1
	sys/arch/arm/zynq/zynq_cemac.c: revision 1.1
	sys/arch/arm/zynq/zynq7000_var.h: revision 1.1
	sys/arch/evbarm/conf/ZEDBOARD_INSTALL: revision 1.1
	sys/arch/arm/zynq/zynq_usb.c: revision 1.1
Initial Zynq (Xilinx) support
Add support for ZedBoard evaluation board and Parallella board.
* cemac(4) Cadence EMAC/GEM(Gigabit) Ethernet Controller driver
  based on at91emac

Sync with HEAD

file zynq7000_var.h was added on branch tls-maxphys on 2017-12-03 11:35:57 +0000

file zynq7000_var.h was added on branch netbsd-7 on 2015-05-11 11:00:33 +0000

file zynq7000_var.h was added on branch nick-nhusb on 2015-04-06 15:17:53 +0000

Initial Zynq (Xilinx) support
Add support for ZedBoard evaluation board and Parallella board.
* cemac(4) Cadence EMAC/GEM(Gigabit) Ethernet Controller driver
  based on at91emac