CVS log for src/sys/arch/arm/ep93xx/ep93xx_intr.c

Up to [cvs.NetBSD.org] / src / sys / arch / arm / ep93xx

Request diff between arbitrary revisions

Keyword substitution: kv
Default branch: MAIN

Pull up following revision(s) (requested by jmcneill in ticket #155):

	sys/arch/arm/ep93xx/ep93xx_intr.c: revision 1.28
	sys/arch/arm/ep93xx/ep93xxvar.h: revision 1.7
	sys/arch/evbarm/tsarm/tsarm_machdep.c: revision 1.36

TS7200: Defer event counter registration until after evcnt is initialized

Patch from Lloyd Parkes in PR kern/57386

TS7200: Defer event counter registration until after evcnt is initialized

Patch from Lloyd Parkes <lloyd@must-have-coffee.gen.nz> in PR# kern/57386

Trailing whitespace.

Sync w/ HEAD.

malloc(9) -> kmem(9)

Mostly merge changes from HEAD upto 20200411

in many device attach paths, allocate memory with M_WAITOK instead of M_NOWAIT
and remove code to handle failures that can no longer happen.

update from HEAD

Sync with HEAD

Include sys/lwp.h instead of arm/cpu.h

sys/lwp.h is preferred because arm/cpu.h has a dependency on sys/lwp.h.

Suggested by skrll@ and matt@

Add missing #include <arm/cpu.h>

Sync with HEAD

Rebase to HEAD as of a few days ago.

sync with head.

for a reference, the tree before this commit was tagged
as yamt-pagecache-tag8.

this commit was splitted into small chunks to avoid
a limitation of cvs.  ("Protocol error: too many arguments")

sync with head

kill sprintf

GC ipending.

Remove unused variable

sync with head

<arm/locore.h> fallout (fixes some include ordering errors)

sync with (a bit old) head

Resync to 2012-11-19 00:00:00 UTC

C99 types

sync with head

Remove irqframe and replace with identical trapframe.

#include <sys/bus.h> instead of <machine/bus.h>.

sync with head

Move counting of faults, traps, intrs, soft[intr]s, syscalls, and nswtch
from uvmexp to per-cpu cpu_data and move them to 64bits.  Remove unneeded
includes of <uvm/uvm_extern.h> and/or <uvm/uvm.h>.

Sync with HEAD.

sync with head.

sync with head

Apply fixes for PR port-arm/43339:
 Set proper IPL_SOFTfoo values even in !FAST_SOFTINTS case.
 Some assertions in MI code expect they have unique values,
 per comments from rmind@.

Also cleanup various "interrupt hierarchy" code since IPL_NONE and
IPL_SOFTfoo should not be set by any hardware interrupt establish functions.

Ok'ed by mrg@, tested on shark and hpcarm.

Sync with HEAD.

sync with head.

sync with head.

Remove clause 3 and 4 from TNF licenses

Merge kernel changes in matt-armv6 to HEAD.

Sync with HEAD.

Sync with HEAD.

Given the that there are only 4 IPLs (ignoring soft IPLs), a number of
cleanups can be done:
Remove _SPL_* aliases.
Don't store irqmasks in ci_cpl, just make it an ipl level.
Add fast softint switching support.

sync with head

Sync to HEAD.

sync with HEAD

Sync with HEAD

Truly kill current_intr_depth once and for all.

Cleanup softint lossage.

Sync with HEAD.

Sync with HEAD.

Sync with HEAD.

Sync with HEAD.

sync with head

Sync with HEAD.

Interrupt handling changes, in discussion since February:

- Reduce available SPL levels for hardware devices to none, vm, sched, high.
- Acquire kernel_lock only for interrupts at IPL_VM.
- Implement threaded soft interrupts.

Make all the evbarm kernels build again.  Fix lossage from rebase.

Sync with head.

sync with head.

sync with head.

s/heirarchy/hierarchy/, from Zafer.

sync with head.

Remove leading __ from __(const|inline|signed|volatile) -- it is obsolete.

Sync with head.

delete dummy entries for vmstat. (unnecessary since May 2005)

add new EP93xx device drivers.
	epgpio: GPIO Interface (support gpio(4))
	epled:  LED on epgpio
	eppcic: PCMCIA Interface
	eprtc:  Realtime clock
	epwdog: Watchdog timer

changes
	ep93xx_intr: add dummy entries to keep vmstat happy.
	epclk:       I use Timer1 and generate 100Hz if set.
	epe:         attach epclk and epgpio first.
	             fetch the Ethernet address from property if set.
	             I use config flags and modify MDCDIV.

Sync with HEAD. Here we go again...

Fix argument mismatch (clockframe * vs. irqframe *) in ep93xx_intr_dispatch() that
has been causing compile failures.

Sync with HEAD.

file ep93xx_intr.c was added on branch ktrace-lwp on 2005-01-17 19:29:12 +0000

Avoid duplicate IRQ deliveries by processing at most 1 IRQ for each VIC read

Fix the potential recursion processing soft interrupts that was eating
all the stack.

ep93xx processor VIC interrupt controller support