CVS log for src/sys/arch/arm/arm32/intr.c

Up to [cvs.NetBSD.org] / src / sys / arch / arm / arm32

Request diff between arbitrary revisions

Keyword substitution: kv
Default branch: MAIN

KNF #includes

Remove some unnecessary ones while I'm here.

Trailing whitespace

Merge armv7 support from HEAD, specifically support for the BCM5301X
and BCM56340 evbarm kernels.

Merge improved arm support (especially Cortex) from HEAD
including OMAP and BCM53xx support.

sync with head

Rework includes and include <uvm/uvm_extern.h> for pmap.h

Remove safepri and use IPL_SAFEPRI instead.  This may be defined in a MD
header file (if not, a value of 0 is assmued).

sync with head

Move counting of faults, traps, intrs, soft[intr]s, syscalls, and nswtch
from uvmexp to per-cpu cpu_data and move them to 64bits.  Remove unneeded
includes of <uvm/uvm_extern.h> and/or <uvm/uvm.h>.

Sync with HEAD.

sync with head.

sync with head

Apply fixes for PR port-arm/43339:
 Set proper IPL_SOFTfoo values even in !FAST_SOFTINTS case.
 Some assertions in MI code expect they have unique values,
 per comments from rmind@.

Also cleanup various "interrupt hierarchy" code since IPL_NONE and
IPL_SOFTfoo should not be set by any hardware interrupt establish functions.

Ok'ed by mrg@, tested on shark and hpcarm.

sync with head.

Sync with HEAD.

Sync with HEAD.

Update haad-dm branch to haad-dm-base2.

No need to include <machine/atomic.h>

Sync with HEAD.

Sync w/ -current. 34 merge conflicts to follow.

Sync with head.

sync with head.

Let the shark boot again.  Fixes port-shark/38929.  While I'm here fix the
splsoft... macros to always raise the IPL (oops!).

Sync with HEAD.

sync with head.

sync with head.

Merge kernel changes in matt-armv6 to HEAD.

Sync with HEAD.

sync with head.

sync with HEAD

Sync with head.

Sync with HEAD.

sync with head.

no need to include opt_irqstats.h

Sync with HEAD.

Given the that there are only 4 IPLs (ignoring soft IPLs), a number of
cleanups can be done:
Remove _SPL_* aliases.
Don't store irqmasks in ci_cpl, just make it an ipl level.
Add fast softint switching support.

Fix merge botch.

sync with head

Sync to HEAD.

sync with HEAD

Sync with HEAD

Cleanup softint lossage.

Sync with HEAD.

Sync with HEAD.

Sync with HEAD.

Sync with HEAD.

sync with head

Sync with HEAD.

Interrupt handling changes, in discussion since February:

- Reduce available SPL levels for hardware devices to none, vm, sched, high.
- Acquire kernel_lock only for interrupts at IPL_VM.
- Implement threaded soft interrupts.

Sync with HEAD.

Merge the ppcoea-renovation branch to HEAD.

This branch was a major cleanup and rototill of many of the various OEA
cpu based PPC ports that focused on sharing as much code as possible
between the various ports to eliminate near-identical copies of files in
every tree.  Additionally there is a new PIC system that unifies the
interface to interrupt code for all different OEA ppc arches.  The work
for this branch was done by a variety of people, too long to list here.

TODO:
bebox still needs work to complete the transition to -renovation.
ofppc still needs a bunch of work, which I will be looking at.
ev64260 still needs to be renovated
amigappc was not attempted.

NOTES:
pmppc was removed as an arch, and moved to a evbppc target.

Sync with HEAD

s/current_spl_level/curcpu()->ci_cpl/

sync with head.

Sync with HEAD.

Sync with HEAD

Sync with HEAD.

Sync with HEAD.

Remove all references to spl_mask. Now it isn't used by any sources.
Discussed on port-arm.

Sync with HEAD.

Sync with HEAD.

Fix a typo in a debug printf message.

Convert to the new atomic ops API.

Sync with HEAD.

Make ipl_t and ipl_cookie_t 8-bit values.  kmutex is now down to 12 bytes
(from 20) on ARM.

Approved by Matt Thomas.

- sync with head.
- move sched_changepri back to kern_synch.c as it doesn't know PPQ anymore.

sync with head.

Don't double count uvmexp.softs

_setsoftintr takes a si, not a ipl, so don't map it.
Shark now boots to multiuser!

Move declaration of spl_smasks.  make spl_smasks and soft_interrupts static.

Don't export spl_smasks or soft_interrupts.  They are local to intr.c
Make sure that softintr_init() is called when needed.
Assume __HAVE_GENERIC_SOFT_INTERRUPTS is defined (since newlock2 requires it).

Map IPL_SOFTxxx to SI_SOFTxxx.

Add __HAVE_GENERIC_SOFT_INTERRUPTS support for shark.  This was done by
extenting the current arm generic intrs to support softintrs.  Add
IPL_SOFTCLOCK, IPL_SOFTNET, IPL_SOFTSERIAL.

Sync with head.

sync with head.

merge yamt-splraiseipl branch.

	- finish implementing splraiseipl (and makeiplcookie).
	  http://mail-index.NetBSD.org/tech-kern/2006/07/01/0000.html
	- complete workqueue(9) and fix its ipl problem, which is reported
	  to cause audio skipping.
	- fix netbt (at least compilation problems) for some ports.
	- fix PR/33218.

ipl_to_spl: include ipl number in panic messages.

ipl_to_spl: add IPL_STATCLOCK.

add missing IPL_NONE case.

implement splraiseipl for hpcarm, shark, and acorn32.

revert the previous which was committed unintentionally.

*** empty log message ***

merge ktrace-lwp.

Fix the sync with head I botched.

Sync with HEAD.

Sync with HEAD

__KERNEL_RCSID()

Rename IPL_IMP -> IPL_VM.

Catch up to -current

Sync with trunk.

make atomic_{set,clear}_bit() inline for arm32 ports, and
add <machine/atomic.h> for them.

sync kqueue with -current; this includes merge of gehenna-devsw branch,
merge of i386 MP branch, and part of autoconf rototil work

Catch up to -current.

Merge the gehenna-devsw branch into the trunk.

This merge changes the device switch tables from static array to
dynamically generated by config(8).

- All device switches is defined as a constant structure in device drivers.

- The new grammer ``device-major'' is introduced to ``files''.

	device-major <prefix> char <num> [block <num>] [<rules>]

- All device major numbers must be listed up in port dependent majors.<arch>
  by using this grammer.

- Added the new naming convention.
  The name of the device switch must be <prefix>_[bc]devsw for auto-generation
  of device switch tables.

- The backward compatibility of loading block/character device
  switch by LKM framework is broken. This is necessary to convert
  from block/character device major to device name in runtime and vice versa.

- The restriction to assign device major by LKM is completely removed.
  We don't need to reserve LKM entries for dynamic loading of device switch.

- In compile time, device major numbers list is packed into the kernel and
  the LKM framework will refer it to assign device major number dynamically.

Remove unnecessary #include

IPL_IMP -> IPL_VM

Catch up to -current.

Sync w/ -current.

Fix the type of irqmasks (any reason it's even been added as an extern when it's in irqhandler.h with the correct type and array size?)

New interrupt framework for NetBSD/evbarm, and accompanying new
interrupt code for the IQ80310 board support package.

XXX The Integrator board support package still uses the old-style
arm32 interrupt code, so some compatibility hacks have been added
for it.  When the Integrator uses new-style interrupts, those hacks
can go away.

More catchup.

Sync kqueue branch with -current.

Catch up to -current.

Finish up the changes to get LOOSE_PROTOTYPES working for cats.
Note that this leaves a few inconsistencies (no more than we already had though) eg initarm is now prototyped in arm32/machdep.h, however only cats currently makes use of that header.

Merge ast() and userret() between arm32 and arm26.  The implementation used
is the arm32 one.

Move interrupt-related stuff out of stubs.c into intr.c.

Sync the thorpej-mips-cache branch with -current.

file intr.c was added on branch nathanw_sa on 2002-01-08 00:23:08 +0000

Pull in machine/conf.h to find out if we have the plcom serial driver.
If so, then call plcomsoft when appropriate.

Update the kqueue branch to HEAD.

Change <machine/irqhandler.h> to <machine/intr.h> since the latter always
includes the former and is a standard include file.

update to -current

file intr.c was added on branch kqueue on 2001-08-03 04:10:58 +0000

Move the generic arm32 files into arm/arm32 from arm32/arm32, tested kernel builds on cats and riscpc.